CS49300 Family DSP
RESET(LOW) (NOTE 1)
RESET(HIGH) (NOTE 2)
WAIT 500 µs
WRITE_*(DOWNLOAD_
BOOT, MSG_SIZE)
Notes: 1. RESET must be held LOW for
trstl
.
2. It should be noted that mode
pins are used to configure the
CS493XXserialcommunication
mode. These mode pins are
latched internally on the rising
edge of reset. The pins can be
set dynamically by a
N
TIMEOUT AFTER
20MS (NOTE 3)
INTREQ LOW?
Y
READ_*(MESSAGE)
microprocessor or can be
statically pulled HIGH or LOW.
If these pins are driven
N
MESSAGE ==
BOOTSTART?
EXIT(ERROR)
dynamically, setup and hold
times must be satisfied as
stated in the CS493XX Data
Sheet. More information about
the function of the mode pins
can be found in the CS493XX
Data Sheet and in Section 6,
“Control” on page 32.
Y
WRITE_*(.LD FILE,
DOWNLOAD FILE SIZE)
3. Time-out values reflect worst
case response time for the
CS493XX. The values shown
may be used for the host’s time-
out control loop.
N
TIMEOUT AFTER
20MS (NOTE 3)
INTREQ LOW?
Y
4. 5 ms is typical but this time is
application code specific and
may be as high as 10 ms. Wait
times should be verified by the
designer.
READ_*(MESSAGE)
N
MESSAGE ==
BOOT_SUCCESS?
5. Hardware configuration
messages are covered in
EXIT(ERROR)
Section 6, “Control” on page 32.
Application configuration
Y
messages are covered in each
application code user’s manual.
WRITE_*(BOOT_
SUCCESS_RECEIVED,
MSG-SIZE)
DOWNLOAD COMPLETE
WAIT 5 MS (NOTE 4)
WRITE_*(HW_CONFIG_MSG,
HW_MSG_SIZE)
(NOTE 5)
WRITE_*(SW_CONFIG_MSG,
SW_MSG_SIZE)
(NOTE 5)
WRITE_*(KICKSTART,
MSG_SIZE)
(NOTE 5)
Figure 33. Typical Serial Boot and Download Procedure
DS339PP4
53