欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4351-CZZ 参数 Datasheet PDF下载

CS4351-CZZ图片预览
型号: CS4351-CZZ
PDF下载: 下载PDF文件 查看货源
内容描述: 192 kHz立体声DAC 2 Vrms的线路输出 [192 kHz STEREO DAC WITH 2 Vrms LINE OUT]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 41 页 / 1097 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4351-CZZ的Datasheet PDF文件第10页浏览型号CS4351-CZZ的Datasheet PDF文件第11页浏览型号CS4351-CZZ的Datasheet PDF文件第12页浏览型号CS4351-CZZ的Datasheet PDF文件第13页浏览型号CS4351-CZZ的Datasheet PDF文件第15页浏览型号CS4351-CZZ的Datasheet PDF文件第16页浏览型号CS4351-CZZ的Datasheet PDF文件第17页浏览型号CS4351-CZZ的Datasheet PDF文件第18页  
CS4351  
DIGITAL CHARACTERISTICS  
Parameters  
Symbol  
Min  
Typ  
Max  
Units  
V
V
V
2.0  
1.7  
0.65•V  
-
-
-
-
-
-
V
V
V
High-Level Input Voltage  
VL = 3.3 V  
VL = 2.5 V  
VL = 1.8 V  
IH  
IH  
IH  
L
V
V
V
-
-
-
-
-
-
0.8  
0.7  
0.35•V  
V
V
V
Low-Level Input Voltage  
VL = 3.3 V  
VL = 2.5 V  
VL = 1.8 V  
IL  
IL  
IL  
L
Input Leakage Current  
I
-
-
-
-
-
-
±10  
µA  
pF  
mA  
V
in  
Input Capacitance  
8
2
-
-
-
-
Maximum MUTEC Drive Current  
MUTEC High-Level Output Voltage  
MUTEC Low-Level Output Voltage  
V
VA_H  
0
OH  
V
V
OL  
POWER AND THERMAL CHARACTERISTICS  
Parameters  
Symbol  
Min  
Typ  
Max  
Units  
Power Supplies  
Power Supply Current  
(Note 11)  
normal operation, V  
= 12 V  
= 9 V  
I
I
-
-
-
-
-
-
15  
14  
20  
19  
8
mA  
mA  
mA  
mA  
µA  
A_H  
A_H  
A_H  
V
A_H  
V = 3.3 V  
I
6
A
A
V = 3.3 V  
I
21  
26  
400  
-
D
D
Interface current (Note 12) V = 3.3 V  
I
100  
200  
L
L
power-down state, all supplies (Note 13)  
I
µA  
pd  
Power Dissipation (all supplies)  
VA_H = 12 V  
(Note 11)  
normal operation  
power-down (Note 13)  
normal operation  
-
-
-
-
270  
1
216  
1
354  
mW  
mW  
mW  
mW  
-
285  
-
VA_H = 9 V  
power-down (Note 13)  
Power Supply Rejection Ratio (Note 14)  
(1 kHz) PSRR  
(60 Hz)  
-
-
60  
60  
-
-
dB  
dB  
Notes: 11. Current consumption increases with increasing FS and increasing MCLK. Typ and Max values are  
based on highest FS and highest MCLK. Variance between speed modes is small.  
12. I measured with no external loading on pin 8 (SDA).  
L
13. Power down mode is defined as RES pin = Low with all clock and data lines held static.  
14. Valid with the recommended capacitor values on VQ and V  
diagram in Section 3.  
as shown in the typical connection  
BIAS  
14  
DS566PP2