欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4351-CZZ 参数 Datasheet PDF下载

CS4351-CZZ图片预览
型号: CS4351-CZZ
PDF下载: 下载PDF文件 查看货源
内容描述: 192 kHz立体声DAC 2 Vrms的线路输出 [192 kHz STEREO DAC WITH 2 Vrms LINE OUT]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 41 页 / 1097 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4351-CZZ的Datasheet PDF文件第8页浏览型号CS4351-CZZ的Datasheet PDF文件第9页浏览型号CS4351-CZZ的Datasheet PDF文件第10页浏览型号CS4351-CZZ的Datasheet PDF文件第11页浏览型号CS4351-CZZ的Datasheet PDF文件第13页浏览型号CS4351-CZZ的Datasheet PDF文件第14页浏览型号CS4351-CZZ的Datasheet PDF文件第15页浏览型号CS4351-CZZ的Datasheet PDF文件第16页  
CS4351  
SWITCHING CHARACTERISTICS - CONTROL PORT - I2C FORMAT  
(Inputs: Logic 0 = GND, Logic 1 = VL, C = 20 pF)  
L
Parameter  
Symbol  
Min  
Max  
Unit  
SCL Clock Frequency  
f
-
100  
kHz  
scl  
RST Rising Edge to Start  
t
500  
4.7  
4.0  
4.7  
4.0  
4.7  
0
-
ns  
µs  
µs  
µs  
µs  
µs  
µs  
ns  
µs  
ns  
µs  
ns  
irs  
Bus Free Time Between Transmissions  
Start Condition Hold Time (prior to first clock pulse)  
Clock Low time  
t
-
buf  
t
-
hdst  
t
-
low  
Clock High Time  
t
-
high  
Setup Time for Repeated Start Condition  
SDA Hold Time from SCL Falling  
SDA Setup time to SCL Rising  
Rise Time of SCL and SDA  
t
-
sust  
(Note 7)  
t
-
hdd  
t
250  
-
-
1
sud  
t , t  
rc rc  
Fall Time SCL and SDA  
t , t  
-
300  
-
fc fc  
Setup Time for Stop Condition  
Acknowledge Delay from SCL Falling  
t
4.7  
300  
susp  
t
1000  
ack  
Notes: 7. Data must be held for sufficient time to bridge the transition time, t , of SCL.  
fc  
R S T  
t
irs  
R e p e a te d  
Stop  
S ta rt  
Stop  
S ta rt  
t
t
rd  
fd  
S D A  
S C L  
t
t
t
t
t
buf  
t
high  
hdst  
fc  
susp  
hdst  
lo w  
t
t
t
t
t
t
sust  
sud  
ack  
rc  
hdd  
2
Figure 2. Control Port Timing - I C Format  
12  
DS566PP2