欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4349-CZZ 参数 Datasheet PDF下载

CS4349-CZZ图片预览
型号: CS4349-CZZ
PDF下载: 下载PDF文件 查看货源
内容描述: 192 kHz的DAC W /音量控制和1 Vrms的@ 3.3 V [192 kHz DAC w/ Volume Control and 1 Vrms @ 3.3 V]
分类和应用:
文件页数/大小: 40 页 / 819 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4349-CZZ的Datasheet PDF文件第21页浏览型号CS4349-CZZ的Datasheet PDF文件第22页浏览型号CS4349-CZZ的Datasheet PDF文件第23页浏览型号CS4349-CZZ的Datasheet PDF文件第24页浏览型号CS4349-CZZ的Datasheet PDF文件第26页浏览型号CS4349-CZZ的Datasheet PDF文件第27页浏览型号CS4349-CZZ的Datasheet PDF文件第28页浏览型号CS4349-CZZ的Datasheet PDF文件第29页  
CS4349  
6. CONTROL PORT OPERATION  
The control port is used to load all the internal register settings (see ”Register Description” on page 29). The oper-  
ation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential  
interference problems, the control port pins should remain static if no operation is required.  
The control port can operate in I²C or SPI mode.  
6.1  
MAP Auto Increment  
The device has a MAP (memory address pointer) auto-increment capability enabled by the INCR bit (also  
the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for consecutive writes or reads. If INCR is  
set to 1, MAP will auto increment after each byte is read or written, allowing block reads or writes of con-  
secutive registers.  
6.2  
I²C Mode  
In the I²C Mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial  
control port clock, SCL (see Figure 18 for the clock to data relationship). There is no CS pin. AD1 and AD0  
enable the user to alter the chip address (10010[AD1][AD0][R/W]) and should be tied to VLC or GND as  
required before powering-up the device. SPI Mode will be selected if the device ever detects a high-to-low  
transition on the AD0/CS pin after power-up.  
6.2.1  
I²C Write  
To write to the device, follow the procedure below while adhering to the control port Switching Specifica-  
tions in ”Switching Characteristics - Control Port - I²C Format” on page 14.  
1. Initiate a START condition to the I²C bus followed by the address byte. The upper five bits must be  
10010. The sixth and seventh bit must match the settings of the AD1 and AD0 pins respectively, and  
the eighth must be 0 (the eighth bit of the address byte is the R/W bit).  
2. Wait for an acknowledge (ACK) from the part, then write to the memory address pointer, MAP. This  
byte points to the register to be written.  
3. Wait for an acknowledge (ACK) from the part, then write the desired data to the register pointed to by  
the MAP.  
4. If the INCR bit (see Section 6.1) is set to 1, repeat the previous step until all the desired registers are  
written, then initiate a STOP condition to the bus.  
5. If the INCR bit is set to 0 and further I²C writes to other registers are desired, it is necessary to initiate  
a repeated START condition and follow the procedure detailed from step 1. If no further writes to other  
registers are desired, initiate a STOP condition to the bus.  
6.2.2  
I²C Read  
To read from the device, follow the procedure below while adhering to the control port switching specifi-  
cations in ”Switching Characteristics - Control Port - I²C Format” on page 14.  
1. Initiate a START condition to the I²C bus followed by the address byte. The upper 5 bits must be  
10010. The sixth and seventh bits must match the setting of the AD1 and AD0 pins, respectively, and  
the eighth must be 1. The eighth bit of the address byte is the R/W bit.  
2. After transmitting an acknowledge (ACK), the device will then transmit the contents of the register  
pointed to by the MAP. The MAP register will contain the address of the last register written to the  
DS782F1  
25