欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4349-CZZ 参数 Datasheet PDF下载

CS4349-CZZ图片预览
型号: CS4349-CZZ
PDF下载: 下载PDF文件 查看货源
内容描述: 192 kHz的DAC W /音量控制和1 Vrms的@ 3.3 V [192 kHz DAC w/ Volume Control and 1 Vrms @ 3.3 V]
分类和应用:
文件页数/大小: 40 页 / 819 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4349-CZZ的Datasheet PDF文件第17页浏览型号CS4349-CZZ的Datasheet PDF文件第18页浏览型号CS4349-CZZ的Datasheet PDF文件第19页浏览型号CS4349-CZZ的Datasheet PDF文件第20页浏览型号CS4349-CZZ的Datasheet PDF文件第22页浏览型号CS4349-CZZ的Datasheet PDF文件第23页浏览型号CS4349-CZZ的Datasheet PDF文件第24页浏览型号CS4349-CZZ的Datasheet PDF文件第25页  
CS4349  
4.4  
De-Emphasis  
The device includes on-chip digital de-emphasis. Figure 16 shows the de-emphasis curve for Fs equal to  
44.1 kHz. The frequency response of the de-emphasis curve scales proportionally with changes in sample  
rate, Fs.  
Gain  
dB  
T1=50 µs  
0dB  
T2 = 15 µs  
-10dB  
F1  
F2  
Frequency  
3.183 kHz  
10.61 kHz  
Figure 16. De-Emphasis Curve  
Note: De-emphasis is only available in Single-Speed Mode.  
4.5  
Mute Control  
The mute control pins (AMUTEC and BMUTEC) go active during power-up initialization, reset, muting (see  
Section 8.4.3), and loss of LRCK. These pins are intended to be used as control for external mute circuits  
to prevent the clicks and pops that can occur in any single-ended single-supply system.  
Use of the mute control function is not mandatory but recommended for designs requiring the absolute min-  
imum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer  
to achieve idle-channel noise and signal-to-noise ratios which are only limited by the external mute circuit.  
4.6  
Recommended Power-Up Sequence  
4.6.1  
Stand-Alone Mode  
1. Hold RST low until the power supplies and configuration pins are stable, and the serial and left/right  
clocks are fixed to the appropriate frequencies, as discussed in Section 4.2. In this state, the control  
port registers are reset to their default settings, VQ will remain low, and VBIAS will be connected to  
VA.  
2. Bring RST high. The device will remain in a low power state with VQ low for approximately 512 LRCK  
cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in  
Quad-Speed Mode).  
3. The device will then initiate the power up sequence which lasts approximately 50 µs when the  
Popguard is disabled. If the Popguard is enabled, see Section 4.7 for a complete description of  
power-up timing.  
DS782F1  
21  
 复制成功!