欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS42448-DQZ 参数 Datasheet PDF下载

CS42448-DQZ图片预览
型号: CS42448-DQZ
PDF下载: 下载PDF文件 查看货源
内容描述: 108分贝192千赫6英寸,8出CODEC [108 dB, 192 kHz 6-in, 8-out CODEC]
分类和应用:
文件页数/大小: 70 页 / 1151 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS42448-DQZ的Datasheet PDF文件第43页浏览型号CS42448-DQZ的Datasheet PDF文件第44页浏览型号CS42448-DQZ的Datasheet PDF文件第45页浏览型号CS42448-DQZ的Datasheet PDF文件第46页浏览型号CS42448-DQZ的Datasheet PDF文件第48页浏览型号CS42448-DQZ的Datasheet PDF文件第49页浏览型号CS42448-DQZ的Datasheet PDF文件第50页浏览型号CS42448-DQZ的Datasheet PDF文件第51页  
Ratio (xFs)  
DSM  
N/A  
MFreq2 MFreq1 MFreq0  
Description  
SSM  
256  
384  
512  
768  
QSM  
N/A  
N/A  
N/A  
N/A  
256  
0
0
0
0
1
0
0
1
1
X
0
1
0
1
X
1.0290 MHz to 12.8000 MHz  
1.5360 MHz to 19.2000 MHz  
2.0480 MHz to 25.6000 MHz  
3.0720 MHz to 38.4000 MHz  
4.0960 MHz to 51.2000 MHz  
N/A  
256  
384  
512  
1024  
Table 11. MCLK Frequency Settings for TDM & OLM Interface Formats  
6.5  
INTERFACE FORMATS (ADDRESS 04H)  
7
6
5
4
3
2
1
0
FREEZE  
AUX_DIF  
DAC_DIF2  
DAC_DIF1  
DAC_DIF0  
ADC_DIF2  
ADC_DIF1  
ADC_DIF0  
6.5.1 FREEZE CONTROLS (FREEZE)  
Default = 0  
Function:  
This function will freeze the previous settings of, and allow modifications to be made to the channel  
mutes, the DAC and ADC Volume Control/Channel Invert registers without the changes taking effect  
until the FREEZE is disabled. To have multiple changes in these control port registers take effect si-  
multaneously, enable the FREEZE bit, make all register changes, then disable the FREEZE bit.  
6.5.2 AUXILIARY DIGITAL INTERFACE FORMAT (AUX_DIF)  
Default = 0  
0 - Left Justified  
1 - I²S  
Function:  
This bit selects the digital interface format used for the AUX Serial Port. The required relationship be-  
tween the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and  
the options are detailed in Figures 21-22.  
6.5.3 DAC DIGITAL INTERFACE FORMAT (DAC_DIF[2:0])  
Default = 110  
Function:  
These bits select the digital interface format used for the DAC Serial Port. The required relationship be-  
tween the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and  
the options are detailed in the section “CODEC Digital Interface Formats” on page 32.  
Refer to Table 9. “Serial Audio Interface Channel Allocations” on page 36.  
DS648PP2  
47  
 复制成功!