欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC22153AKHC 参数 Datasheet PDF下载

TMC22153AKHC图片预览
型号: TMC22153AKHC
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准数字视频解码器三线自适应梳状解码器系列, 8和10位 [Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit]
分类和应用: 解码器
文件页数/大小: 84 页 / 515 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号TMC22153AKHC的Datasheet PDF文件第62页浏览型号TMC22153AKHC的Datasheet PDF文件第63页浏览型号TMC22153AKHC的Datasheet PDF文件第64页浏览型号TMC22153AKHC的Datasheet PDF文件第65页浏览型号TMC22153AKHC的Datasheet PDF文件第67页浏览型号TMC22153AKHC的Datasheet PDF文件第68页浏览型号TMC22153AKHC的Datasheet PDF文件第69页浏览型号TMC22153AKHC的Datasheet PDF文件第70页  
TMC22x5yA  
PRODUCT SPECIFICATION  
The SET pin can be used to provide an external grab signal  
when PGEXT is set HIGH in register 30h and the SET  
function in register 00h, SET[2:0] is programmed to 110  
(binary). In this mode the falling edge on the SET pin  
triggers the pixel grab.  
Table 23. Pixel Grab Control  
LGEXT PGEN PGEXT LGEN  
GRABS signal  
0
0
0
1
x
x
GRABS = 0  
0
0
GRABS =  
PGRAB  
The GRABP, GRABL, and GRABF signals are available on  
bits 0,1, and 2 respectively of the read only register 41. An  
example of the pixel grab feature, would be grabbing a pixel  
in the center of the burst period allowing the user to check  
the burst height by reading the magnitude of the demodu-  
lated U and V components. This would then allow the user to  
compensate for any chrominance gain errors in the output  
matrix.  
0
1
0
1
GRABS=FGRAB  
& LGRAB &  
PGRAB  
0
1
1
1
x
x
1
0
1
x
x
x
GRABS = NOT  
(SET pin)  
GRABS =  
PGRAB  
The pixel grab value is delayed by 29 pixels from the pixel  
count. This is the delay for all the pixel grab registers. Figure  
33 shows this delay relative to GHSYNC. This means that if  
29 is placed in the PG value, the actual pixel grabbed is  
pixel 0.  
GRABS = NOT  
(SET pin)  
If a single pixel every 4 fields in NTSC and 8 fields in PAL is  
required to be grabbed, PGG and PGEN in register 30h  
should be set HIGH. The pixel grab signal is the logical  
AND of the GRABP, GRABL, and GRABF signals. GRABP  
goes HIGH whenever the pixel count equals the programmed  
pixel grab number, GRABL goes HIGH for one line when-  
ever the line count equals the programmed line number,  
and the GRABF goes HIGH for a field whenever the field  
number equals the programmed field count.  
The top two bits of the PG value provide the quadrant and  
the bottom 9 bits provide the offset within that quadrant.  
The integer part of STS/4 gives the maximum count for each  
quadrant while the fractional result (bottom two bits)  
provides the 0,1,2, or 3 count offset for the last quadrant.  
For pixels value <= 4*Int(STS/4)  
PG[10:9] = quadrant number  
PG[8:0] = max quadrant count - Int(STS/4) + pixel offset  
If the same pixel on every line is required to be grabbed, then  
PGG should be set LOW, which internally forces GRABL  
and GRABF to be forced HIGH enabling the pixel grab  
whenever GRABP goes HIGH.  
For pixels value > 4*Int(STS/4)  
The quadrant is always number 3, ie PG[10:9] = 11 while the  
pixel in excess of 4*Int(STS/4) is added to 1536.  
Pixel STS-1  
STS-1  
Pixel Count  
0
Pixel 0  
1
GHSYNC  
0
STS-1  
Pixel Grab  
0
Pixel Grab  
value 28  
Pixel Grab  
value 0  
29 pixels  
Figure 33. Relationship Between Pixel Count and Pixel Grab Value  
66  
REV. 1.0.0 2/4/03  
 复制成功!