欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC22091R0C 参数 Datasheet PDF下载

TMC22091R0C图片预览
型号: TMC22091R0C
PDF下载: 下载PDF文件 查看货源
内容描述: 数字视频编码器/分层引擎 [Digital Video Encoders/Layering Engine]
分类和应用: 商用集成电路编码器
文件页数/大小: 60 页 / 394 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号TMC22091R0C的Datasheet PDF文件第45页浏览型号TMC22091R0C的Datasheet PDF文件第46页浏览型号TMC22091R0C的Datasheet PDF文件第47页浏览型号TMC22091R0C的Datasheet PDF文件第48页浏览型号TMC22091R0C的Datasheet PDF文件第50页浏览型号TMC22091R0C的Datasheet PDF文件第51页浏览型号TMC22091R0C的Datasheet PDF文件第52页浏览型号TMC22091R0C的Datasheet PDF文件第53页  
PRODUCT SPECIFICATION  
TMC22091/TMC22191  
Operating Conditions  
Parameter  
Min.  
Nom.  
Max.  
Units  
V
V
Power Supply Voltage  
4.75  
5.0  
5.25  
V
DD  
IH  
Input Voltage, Logic HIGH  
TTL Compatible Inputs, all but TCK  
TTL Compatible Input TCK  
CMOS Compatible Inputs  
Input Voltage, Logic LOW  
TTL Compatible Inputs  
2.0  
2.5  
V
DD  
V
V
V
V
DD  
DD  
(2/3)V  
DD  
V
V
IL  
GND  
GND  
0.8  
(1/3)V  
-2.0  
V
V
CMOS Compatible Inputs  
Output Current, Logic HIGH  
Output Current, Logic LOW  
External Reference Voltage  
DD  
I
I
mA  
mA  
V
OH  
4.0  
OL  
V
1.235  
3.15  
REF  
REF  
I
D/A Converter Reference Current, V  
REF  
= Nom.  
pin)  
2.1  
281  
0
4.4  
588  
70  
mA  
(I  
REF  
= V  
REF  
/ R , flowing out of the R  
REF REF  
R
R
Reference Resistor, V  
REF  
= Nom.  
392  
REF  
OUT  
A
Total Output Load Resistance  
Ambient Temperature, Still Air  
37.5  
T
°C  
Pixel Interface  
f
f
t
t
Pixel Rate  
12.27  
24.54  
10  
15  
30  
Mpps  
MHz  
ns  
PXL  
Master Clock Rate, 2x pixel rate  
PXCK Pulse Width, HIGH  
PXCK Pulse Width, LOW  
PXCK  
PWHPX  
PWLPX  
10  
ns  
For PD, VVSYNC, VHSYNC, PDC, KEY  
t
t
t
t
t
t
t
Setup Time  
12  
0
ns  
ns  
ns  
ns  
ns  
ns  
SP  
Hold Time, PD and KEY  
Hold Time, PDC, VHSYNC, VVSYNC  
Delay Time, LDV  
HP  
5
HP  
10  
15  
10  
6
XL  
LDV Pulse Width, HIGH  
LDV Pulse Width, LOW  
VHSYNC Pulse Width, LOW  
PWHLDV  
PWLLDV  
PWLVH  
15  
3
PXCK  
periods  
t
VVSYNC Pulse Width, LOW  
0.5  
H
PWHVV  
Genlock Interface  
t
Setup Time, GHSYNC, GVSYNC, CVBS  
Hold Time, GHSYNC, GVSYNC, CVBS  
10  
0
ns  
ns  
SGI  
HGI  
t
Microprocessor Interface  
t
t
t
t
t
t
CS Pulse Width, LOW  
CS Pulse Width, HIGH  
Address Setup Time  
Address Hold Time  
55  
30  
10  
0
ns  
ns  
ns  
ns  
ns  
ns  
PWLCS  
PWHCS  
SA  
HA  
Data Setup Time (write)  
Data Hold Time (write)  
15  
0
SD  
HD  
49  
 复制成功!