欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7721SIT 参数 Datasheet PDF下载

SPT7721SIT图片预览
型号: SPT7721SIT
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT , 250 MSPS ADC,具有解复产出 [8-BIT, 250 MSPS ADC WITH DEMUXED OUTPUTS]
分类和应用: 输出元件
文件页数/大小: 11 页 / 192 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7721SIT的Datasheet PDF文件第1页浏览型号SPT7721SIT的Datasheet PDF文件第3页浏览型号SPT7721SIT的Datasheet PDF文件第4页浏览型号SPT7721SIT的Datasheet PDF文件第5页浏览型号SPT7721SIT的Datasheet PDF文件第6页浏览型号SPT7721SIT的Datasheet PDF文件第7页浏览型号SPT7721SIT的Datasheet PDF文件第8页浏览型号SPT7721SIT的Datasheet PDF文件第9页  
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) 25 °C
Supply Voltages
AV
CC
...................................................................... +6 V
OV
DD
..................................................................... +6 V
Input Voltages
Analog Inputs ............................... –0.5 V to V
CC
+0.5 V
Digital Inputs ................................ –0.5 V to V
CC
+0.5 V
Temperatures
Operating Temperature ........................... –40 to +85 °C
Storage Temperature ............................ –65 to +125 °C
Note:
Operation at any Absolute Maximum Rating is not implied.
See Electrical Specifications for proper applied conditions in
typical applications.
ELECTRICAL SPECIFICATIONS
T
A
= T
MIN
to T
MAX
, AV
CC
= +5.0 V, ƒ
CLK
= 250 MHz, V
CM
= 2.5 V, OV
DD
= 5.0 V, unless otherwise specified.
PARAMETERS
Resolution
DC Performance
Differential Linearity Error (DLE)
Integral Linearity Error (ILE)
Best Fit
No Missing Codes
Analog Input
Input Voltage Range
(with respect to V
IN
–)
Gain Variation
Input Common Mode (V
CM
)
Input Bias Current
Input Resistance
Input Capacitance
Input Bandwidth
Offset Error
Offset Power Supply Rejection Ratio
Timing Characteristics
Maximum Conversion Rate
Output Delay (Clock-to-Data) (t
pd1
)
Output Delay Tempco
Aperture Delay Time (t
ap
)
Aperture Jitter Time
Pipeline Delay (Latency)
Single Channel Mode
Demuxed Interleaved Mode
Demuxed Parallel Mode
Channel B
Channel A
CLK to DCLK
OUT
Delay Time
Single Channel Mode (t
pd2
)
Dual Channel Mode (t
pd3
)
Dynamic Performance
Effective Number of Bits (ENOB)
ƒ
IN
= 70 MHz
ƒ
IN
= 70 MHz
Signal-to-Noise Ratio (SNR)
ƒ
IN
= 70 MHz
ƒ
IN
= 70 MHz
TEST
CONDITIONS
TEST
LEVEL
MIN
SPT7721
TYP
8
MAX
UNITS
Bits
LSB
LSB
LSB
LSB
ƒ
IN
= 1 kHz
+25 °C
–40 °C to +85 °C
+25 °C
–40 °C to +85 °C
+25 °C, ƒ
IN
= 1 kHz
V
V
V
V
I
–0.70/+1.05
–0.95/+1.5
±1.7
±2.25
Guaranteed
+25 °C
+25 °C
+25 °C
+25 °C (–3 dB of FS)
V
VI
IV
VI
V
V
V
VI
V
VI
IV
V
IV
IV
V
V
V
V
IV
IV
2.3
±470
2
2.5
10
50
4
220
±10
0.5
3.0
mV
P-P
%
V
µA
kΩ
pF
MHz
mV
mV/V
MSPS
ns
ps/°C
ns
ps rms
Clocks
Clocks
Clocks
Clocks
–40 °C to +85 °C
250
6
8
22
0.5
2
2.5
2.5
2.5
3.5
10.5
4
5.3
6
6.16
7
7.8
ns
ns
+25 °C
–40 °C to +85 °C
+25 °C
–40 °C to +85 °C
VI
IV
VI
IV
5.8
5.5
42
36
6.4
6.0
43
40
Bits
Bits
dB
dB
SPT7721
2
11/8/01