ATmega16/32/64/M1/C1
• Bit 4:3:2 – SWAPn: SWAP Funtion Select (not implemented in ATmega32M1 up to
revision C)
When this bit is set; the channels PSCOUTnA and PSCOUTnB are exchanged. This allows to
invert the waveforms of both channels at one time.
• Bit 1 – PCCYC: PSC Complete Cycle
When this bit is set, the PSC completes the entire waveform cycle before halt operation
requested by clearing PRUN.
• Bit 0 – PRUN : PSC Run
Writing this bit to one starts the PSC.
14.16.9 PSC Module n Input Control Register – PMICn
Bit
7
6
5
4
PFLTEn
R/W
0
3
PAOCn
R/W
0
2
PRFMn2
R/W
1
PRFMn1
R/W
0
PRFMn0
R/W
PMICn
POVENn
PISELn
PELEVn
R/W
0
Read/Write
Initial Value
R/W
0
R/W
0
0
0
0
The Input Control Registers are used to configure the 2 PSC’s Retrigger/Fault block A & B. The
2 blocks are identical, so they are configured on the same way.
• Bit 7 – POVENn : PSC Module n Overlap Enable
Set this bit to disactivate the Overlap Protection. See the Section “Overlap Protection”,
page 143.
• Bit 6 – PISELn : PSC Module n Input Select
Clear this bit to select PSCINn as module n input.
Set this bit to select Comparator n output as module n input.
• Bit 5 –PELEVn : PSC Module n Input Level Selector
When this bit is clear, the low level of selected input generates the significative event for fault
function.
When this bit is set, the high level of selected input generates the significative event for fault
function.
• Bit 4 – PFLTEn : PSC Module n Input Filter Enable
Setting this bit (to one) activates the Input Noise Canceler. When the noise canceler is activated,
the input from the input pin is filtered. The filter function requires four successive equal valued
samples of the input pin for changing its output. The Input is therefore delayed by four oscillator
cycles when the noise canceler is enabled.
• Bit 3 – PAOCn : PSC Module n 0 Asynchronous Output Control
When this bit is clear, Fault input can act directly to PSC module n outputs A & B. See
Section “PSC Input Configuration”, page 146.
• Bit 2:0 – PRFMn2:0: PSC Module n Input Mode
These three bits define the mode of operation of the PSC inputs.
155
7647F–AVR–04/09
ATMEL [ ATMEL ]
