欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA8A-AUR 参数 Datasheet PDF下载

ATMEGA8A-AUR图片预览
型号: ATMEGA8A-AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存
文件页数/大小: 308 页 / 4674 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA8A-AUR的Datasheet PDF文件第188页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第189页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第190页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第191页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第193页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第194页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第195页浏览型号ATMEGA8A-AUR的Datasheet PDF文件第196页  
Two or more masters are accessing the same Slave with different data or direction bit. In this  
case, arbitration will occur, either in the READ/WRITE bit or in the data bits. The masters  
trying to output a one on SDA while another Master outputs a zero will lose the arbitration.  
Losing masters will switch to not addressed Slave mode or wait until the bus is free and  
transmit a new START condition, depending on application software action.  
Two or more masters are accessing different slaves. In this case, arbitration will occur in the  
SLA bits. Masters trying to output a one on SDA while another Master outputs a zero will  
lose the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if  
they are being addressed by the winning Master. If addressed, they will switch to SR or ST  
mode, depending on the value of the READ/WRITE bit. If they are not being addressed, they  
will switch to not addressed Slave mode or wait until the bus is free and transmit a new  
START condition, depending on application software action.  
This is summarized in Figure 88. Possible status values are given in circles.  
Figure 88. Possible Status Codes Caused by Arbitration  
START  
SLA  
Data  
STOP  
Arbitration lost in SLA  
Arbitration lost in Data  
Own  
No  
38  
TWI bus will be released and not addressed slave mode will be entered  
A START condition will be transmitted when the bus becomes free  
Address / General Call  
received  
Yes  
Write  
68/78  
B0  
Data byte will be received and NOT ACK will be returned  
Data byte will be received and ACK will be returned  
Direction  
Read  
Last data byte will be transmitted and NOT ACK should be received  
Data byte will be transmitted and ACK should be received  
192  
ATmega8(L)  
2486T–AVR–05/08  
 复制成功!