欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-CCU 参数 Datasheet PDF下载

ATMEGA48PA-CCU图片预览
型号: ATMEGA48PA-CCU
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 20MHz, CMOS, PBGA32, 4 X 4 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, UFBGA-32]
分类和应用: 闪存微控制器
文件页数/大小: 349 页 / 2752 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第214页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第215页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第216页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第217页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第219页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第220页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第221页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第222页  
After a repeated START condition (state 0x10) the 2-wire Serial Interface can access  
the same Slave again, or a new Slave without transmitting a STOP condition. Repeated  
START enables the Master to switch between Slaves, Master Transmitter mode and  
Master Receiver mode without losing control over the bus.  
Table 92. Status codes for Master Receiver Mode  
Status Code  
(TWSR)  
Prescaler Bits  
are 0  
Application Software Response  
Status of the 2-wire Serial Bus  
and 2-wire Serial Interface Hard-  
ware  
To TWCR  
To/from TWDR  
STA  
0
STO  
0
TWINT  
1
TWEA  
X
Next Action Taken by TWI Hardware  
0x08  
A START condition has been Load SLA+R  
transmitted  
SLA+R will be transmitted  
ACK or NOT ACK will be received  
0x10  
A
repeated START condition Load SLA+R or  
0
0
0
0
1
1
X
X
SLA+R will be transmitted  
ACK or NOT ACK will be received  
SLA+W will be transmitted  
has been transmitted  
Load SLA+W  
Logic will switch to Master Transmitter mode  
0x38  
0x40  
0x48  
Arbitration lost in SLA+R or NOT No TWDR action or  
ACK bit  
0
1
0
0
1
1
X
X
2-wire Serial Bus will be released and not addressed  
Slave mode will be entered  
A START condition will be transmitted when the bus  
becomes free  
No TWDR action  
SLA+R has been transmitted;  
ACK has been received  
No TWDR action or  
No TWDR action  
0
0
0
0
1
1
0
1
Data byte will be received and NOT ACK will be  
returned  
Data byte will be received and ACK will be returned  
SLA+R has been transmitted;  
NOT ACK has been received  
No TWDR action or  
No TWDR action or  
1
0
0
1
1
1
X
X
Repeated START will be transmitted  
STOP condition will be transmitted and TWSTO Flag will  
be reset  
No TWDR action  
1
1
1
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
0x50  
0x58  
Data byte has been received;  
ACK has been returned  
Read data byte or  
Read data byte  
0
0
0
0
1
1
0
1
Data byte will be received and NOT ACK will be  
returned  
Data byte will be received and ACK will be returned  
Data byte has been received;  
NOT ACK has been returned  
Read data byte or  
Read data byte or  
1
0
0
1
1
1
X
X
Repeated START will be transmitted  
STOP condition will be transmitted and TWSTO Flag will  
be reset  
Read data byte  
1
1
1
X
STOP condition followed by a START condition will be  
transmitted and TWSTO Flag will be reset  
218  
ATmega48/88/168  
2545D–AVR–07/04  
 复制成功!