欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-CCU 参数 Datasheet PDF下载

ATMEGA48PA-CCU图片预览
型号: ATMEGA48PA-CCU
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 20MHz, CMOS, PBGA32, 4 X 4 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, UFBGA-32]
分类和应用: 闪存微控制器
文件页数/大小: 349 页 / 2752 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第103页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第104页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第105页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第106页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第108页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第109页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第110页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第111页  
ATmega48/88/168  
Assembly Code Examples(1)  
...  
; Set TCNT1 to 0x01FF  
ldir17,0x01  
ldir16,0xFF  
outTCNT1H,r17  
outTCNT1L,r16  
; Read TCNT1 into r17:r16  
in r16,TCNT1L  
in r17,TCNT1H  
...  
C Code Examples(1)  
unsigned int i;  
...  
/* Set TCNT1 to 0x01FF */  
TCNT1 = 0x1FF;  
/* Read TCNT1 into i */  
i = TCNT1;  
...  
Note:  
1. The example code assumes that the part specific header file is included.  
For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”,  
and “SBI” instructions must be replaced with instructions that allow access to  
extended I/O. Typically “LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and  
“CBR”.  
The assembly code example returns the TCNT1 value in the r17:r16 register pair.  
It is important to notice that accessing 16-bit registers are atomic operations. If an inter-  
rupt occurs between the two instructions accessing the 16-bit register, and the interrupt  
code updates the temporary register by accessing the same or any other of the 16-bit  
Timer Registers, then the result of the access outside the interrupt will be corrupted.  
Therefore, when both the main code and the interrupt code update the temporary regis-  
ter, the main code must disable the interrupts during the 16-bit access.  
107  
2545D–AVR–07/04  
 复制成功!