欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA32L-8AUR 参数 Datasheet PDF下载

ATMEGA32L-8AUR图片预览
型号: ATMEGA32L-8AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ACB, TQFP-44]
分类和应用: 闪存微控制器
文件页数/大小: 347 页 / 3171 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第251页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第252页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第253页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第254页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第256页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第257页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第258页浏览型号ATMEGA32L-8AUR的Datasheet PDF文件第259页  
ATmega32(L)  
ATmega32 Boot Loader  
Parameters  
In Table 99 through Table 101, the parameters used in the description of the self pro-  
gramming are given.  
Table 99. Boot Size Configuration(1)  
Boot Reset  
Boot  
Loader  
Flash  
Address  
(start Boot  
Loader  
Application  
Flash  
Section  
End  
Application  
section  
Boot  
Size  
BOOTSZ1  
BOOTSZ0  
Pages  
Section  
Section)  
256  
words  
$0000 -  
$3EFF  
$3F00 -  
$3FFF  
1
1
4
$3EFF  
$3DFF  
$3BFF  
$37FF  
$3F00  
$3E00  
$3C00  
$3800  
512  
words  
$0000 -  
$3DFF  
$3E00 -  
$3FFF  
1
0
0
0
1
0
8
1024  
words  
$0000 -  
$3BFF  
$3C00 -  
$3FFF  
16  
32  
2048  
words  
$0000 -  
$37FF  
$3800 -  
$3FFF  
Note:  
1. The different BOOTSZ Fuse configurations are shown in Figure 125  
Table 100. Read-While-Write Limit(1)  
Section  
Pages  
224  
Address  
Read-While-Write section (RWW)  
No Read-While-Write section (NRWW)  
$0000 - $37FF  
$3800 - $3FFF  
32  
Note:  
1. For details about these two section, see “NRWW – No Read-While-Write Section” on  
page 245 and “RWW – Read-While-Write Section” on page 245  
Table 101. Explanation of Different Variables used in Figure 126 and the Mapping to  
the Z-pointer  
Corresponding  
Variable  
Z-value(1)  
Description  
13  
5
Most significant bit in the Program Counter.  
(The Program Counter is 14 bits PC[13:0])  
PCMSB  
Most significant bit which is used to address the  
words within one page (64 words in a page  
requires 6 bits PC [5:0]).  
PAGEMSB  
ZPCMSB  
Z14  
Z6  
Bit in Z-register that is mapped to PCMSB.  
Because Z0 is not used, the ZPCMSB equals  
PCMSB + 1.  
Bit in Z-register that is mapped to PAGEMSB.  
Because Z0 is not used, the ZPAGEMSB  
equals PAGEMSB + 1.  
ZPAGEMSB  
PCPAGE  
PC[13:6]  
PC[5:0]  
Z14:Z7  
Z6:Z1  
Program Counter page address: Page select,  
for page erase and page write  
Program Counter word address: Word select,  
for filling temporary buffer (must be zero during  
page write operation)  
PCWORD  
Note:  
1. Z15: always ignored  
Z0: should be zero for all SPM commands, byte select for the LPM instruction.  
See “Addressing the Flash during Self-Programming” on page 249 for details about  
the use of Z-pointer during Self-Programming.  
255  
2503J–AVR–10/06  
 复制成功!