ATmega640/1280/1281/2560/2561
Combining Several TWI
Modes
In some cases, several TWI modes must be combined in order to complete the desired
action. Consider for example reading data from a serial EEPROM. Typically, such a
transfer involves the following steps:
1. The transfer must be initiated.
2. The EEPROM must be instructed what location should be read.
3. The reading must be performed.
4. The transfer must be finished.
Note that data is transmitted both from Master to Slave and vice versa. The Master must
instruct the Slave what location it wants to read, requiring the use of the MT mode. Sub-
sequently, data must be read from the Slave, implying the use of the MR mode. Thus,
the transfer direction must be changed. The Master must keep control of the bus during
all these steps, and the steps should be carried out as an atomical operation. If this prin-
ciple is violated in a multimaster system, another Master can alter the data pointer in the
EEPROM between steps 2 and 3, and the Master will read the wrong data location.
Such a change in transfer direction is accomplished by transmitting a REPEATED
START between the transmission of the address byte and reception of the data. After a
REPEATED START, the Master keeps ownership of the bus. The following figure shows
the flow in this transfer.
Figure 110. Combining Several TWI Modes to Access a Serial EEPROM
Master Transmitter
Master Receiver
S
SLA+W
A
ADDRESS
A
Rs
SLA+R
A
DATA
A
P
S = START
Transmitted from master to slave
Rs = REPEATED START
Transmitted from slave to master
P = STOP
Multi-master Systems
and Arbitration
If multiple masters are connected to the same bus, transmissions may be initiated simul-
taneously by one or more of them. The TWI standard ensures that such situations are
handled in such a way that one of the masters will be allowed to proceed with the trans-
fer, and that no data will be lost in the process. An example of an arbitration situation is
depicted below, where two masters are trying to transmit data to a Slave Receiver.
Figure 111. An Arbitration Example
VCC
Device 1
MASTER
TRANSMITTER
Device 3
SLAVE
RECEIVER
Device 2
MASTER
TRANSMITTER
Device n
R1
R2
........
SDA
SCL
Several different scenarios may arise during arbitration, as described below:
269
2549A–AVR–03/05
ATMEL [ ATMEL ]
