欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16U2-MUR 参数 Datasheet PDF下载

ATMEGA16U2-MUR图片预览
型号: ATMEGA16U2-MUR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8/16 / 32K Butes [8-bit Microcontroller with 8/16/32K Butes of ISP Flash]
分类和应用: 微控制器异步传输模式PCATM
文件页数/大小: 310 页 / 4432 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第51页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第52页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第53页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第54页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第56页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第57页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第58页浏览型号ATMEGA16U2-MUR的Datasheet PDF文件第59页  
ATmega8U2/16U2/32U2  
Assembly Code Example(1)  
WDT_Prescaler_Change:  
; Turn off global interrupt  
cli  
; Reset Watchdog Timer  
wdr  
; Start timed sequence  
in  
r16, WDTCSR  
ori  
out  
r16, (1<<WDCE) | (1<<WDE)  
WDTCSR, r16  
; -- Got four cycles to set the new values from here -  
; Set new prescaler(time-out) value = 64K cycles (~0.5 s)  
ldi  
out  
r16, (1<<WDE) | (1<<WDP2) | (1<<WDP0)  
WDTCSR, r16  
; -- Finished setting new values, used 2 cycles -  
; Turn on global interrupt  
sei  
ret  
C Code Example(1)  
void WDT_Prescaler_Change(void)  
{
__disable_interrupt();  
__watchdog_reset();  
/* Start timed equence */  
WDTCSR |= (1<<WDCE) | (1<<WDE);  
/* Set new prescaler(time-out) value = 64K cycles (~0.5 s) */  
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);  
__enable_interrupt();  
}
Note:  
1. The example code assumes that the part specific header file is included.  
Note: The Watchdog Timer should be reset before any change of the WDP bits, since a change  
in the WDP bits can result in a time-out when switching to a shorter time-out period.  
10.5 Register Description  
10.5.1  
MCUSR – MCU Status Register  
The MCU Status Register provides information on which reset source caused an MCU reset.  
Bit  
7
6
5
4
3
2
BORF  
1
0
0x34 (0x54)  
Read/Write  
Initial Value  
USBRF  
WDRF  
R/W  
EXTRF  
R/W  
PORF  
R/W  
MCUSR  
R
0
R
0
R
0
R/W  
R/W  
See Bit Description  
• Bit 7:6 – Res: Reserved Bit  
These bits are reserved and will always read as zero.  
55  
7799D–AVR–11/10  
 复制成功!