欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA128L-8AL 参数 Datasheet PDF下载

ATMEGA128L-8AL图片预览
型号: ATMEGA128L-8AL
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP64, 14 X 14 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026AEB, TQFP-64]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 391 页 / 6192 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA128L-8AL的Datasheet PDF文件第50页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第51页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第52页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第53页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第55页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第56页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第57页浏览型号ATMEGA128L-8AL的Datasheet PDF文件第58页  
Watchdog Reset  
When the Watchdog times out, it will generate a short reset pulse of 1 CK cycle duration. On the  
falling edge of this pulse, the delay timer starts counting the Time-out period tTOUT. Refer to page  
55 for details on operation of the Watchdog Timer.  
Figure 27. Watchdog Reset During Operation  
CC  
CK  
MCU Control and  
Status Register –  
MCUCSR  
The MCU Control and Status Register provides information on which reset source caused an  
MCU reset.  
Bit  
7
6
5
4
3
2
1
0
JTD  
R/W  
0
JTRF  
R/W  
WDRF  
R/W  
BORF  
R/W  
EXTRF  
R/W  
PORF  
R/W  
MCUCSR  
Read/Write  
Initial Value  
R
0
R
0
See Bit Description  
Note that only EXTRF and PORF are available in ATmega103 compatibility mode.  
• Bit 4 – JTRF: JTAG Reset Flag  
This bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected by  
the JTAG instruction AVR_RESET. This bit is reset by a Power-on Reset, or by writing a logic  
zero to the flag.  
• Bit 3 – WDRF: Watchdog Reset Flag  
This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a  
logic zero to the flag.  
• Bit 2 – BORF: Brown-out Reset Flag  
This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a  
logic zero to the flag.  
• Bit 1 – EXTRF: External Reset Flag  
This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a  
logic zero to the flag.  
• Bit 0 – PORF: Power-On Reset Flag  
This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.  
To make use of the reset flags to identify a reset condition, the user should read and then reset  
the MCUCSR as early as possible in the program. If the register is cleared before another reset  
occurs, the source of the reset can be found by examining the reset flags.  
Internal Voltage  
Reference  
ATmega128 features an internal bandgap reference. This reference is used for Brown-out  
Detection, and it can be used as an input to the Analog Comparator or the ADC. The 2.56V ref-  
erence to the ADC is generated from the internal bandgap reference.  
54  
ATmega128(L)  
2467P–AVR–08/07  
 复制成功!