欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA2560-16AU-SL383 参数 Datasheet PDF下载

ATMEGA2560-16AU-SL383图片预览
型号: ATMEGA2560-16AU-SL383
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 16MHz, CMOS, PQFP100, 14 X 14 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, MS-026AED, TQFP-100]
分类和应用: 时钟微控制器
文件页数/大小: 448 页 / 7518 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第60页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第61页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第62页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第63页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第65页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第66页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第67页浏览型号ATMEGA2560-16AU-SL383的Datasheet PDF文件第68页  
mode bit (WDIE) are locked to 1 and 0 respectively. To further ensure program security, alter-  
ations to the Watchdog set-up must follow timed sequences. The sequence for clearing WDE  
and changing time-out configuration is as follows:  
1. In the same operation, write a logic one to the Watchdog change enable bit (WDCE) and  
WDE. A logic one must be written to WDE regardless of the previous value of the WDE  
bit.  
2. Within the next four clock cycles, write the WDE and Watchdog prescaler bits (WDP) as  
desired, but with the WDCE bit cleared. This must be done in one operation.  
The following code example shows one assembly and one C function for turning off the Watch-  
dog Timer. The example assumes that interrupts are controlled (e.g. by disabling interrupts  
globally) so that no interrupts will occur during the execution of these functions.  
64  
ATmega640/1280/1281/2560/2561  
2549L–AVR–08/07  
 复制成功!