欢迎访问ic37.com |
会员登录 免费注册
发布采购

90USB82-16MU 参数 Datasheet PDF下载

90USB82-16MU图片预览
型号: 90USB82-16MU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器具有ISP功能的Flash 8 / 16K字节 [8-bit Microcontroller with 8/16K Bytes of ISP Flash]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 306 页 / 2299 K
品牌: ATMEL [ ATMEL ]
 浏览型号90USB82-16MU的Datasheet PDF文件第86页浏览型号90USB82-16MU的Datasheet PDF文件第87页浏览型号90USB82-16MU的Datasheet PDF文件第88页浏览型号90USB82-16MU的Datasheet PDF文件第89页浏览型号90USB82-16MU的Datasheet PDF文件第91页浏览型号90USB82-16MU的Datasheet PDF文件第92页浏览型号90USB82-16MU的Datasheet PDF文件第93页浏览型号90USB82-16MU的Datasheet PDF文件第94页  
14. 8-bit Timer/Counter0 with PWM  
Timer/Counter0 is a general purpose 8-bit Timer/Counter module, with two independent Output  
Compare Units, and with PWM support. It allows accurate program execution timing (event man-  
agement) and wave generation. The main features are:  
Two Independent Output Compare Units  
Double Buffered Output Compare Registers  
Clear Timer on Compare Match (Auto Reload)  
Glitch Free, Phase Correct Pulse Width Modulator (PWM)  
Variable PWM Period  
Frequency Generator  
Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)  
14.1 Overview  
A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 14-1. For the actual  
placement of I/O pins, refer to “Pinout AT90USB82/162” on page 3. CPU accessible I/O Regis-  
ters, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit  
locations are listed in the “8-bit Timer/Counter Register Description” on page 100.  
Figure 14-1. 8-bit Timer/Counter Block Diagram  
Count  
TOVn  
(Int.Req.)  
Clear  
Control Logic  
Clock Select  
Direction  
clkTn  
Edge  
Detector  
Tn  
TOP  
BOTTOM  
( From Prescaler )  
Timer/Counter  
TCNTn  
=
= 0  
OCnA  
(Int.Req.)  
Waveform  
Generation  
OCnA  
OCnB  
=
OCRnA  
Fixed  
TOP  
Value  
OCnB  
(Int.Req.)  
Waveform  
Generation  
=
OCRnB  
TCCRnA  
TCCRnB  
14.1.1  
Registers  
The Timer/Counter (TCNT0) and Output Compare Registers (OCR0A and OCR0B) are 8-bit  
registers. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the  
Timer Interrupt Flag Register (TIFR0). All interrupts are individually masked with the Timer Inter-  
rupt Mask Register (TIMSK0). TIFR0 and TIMSK0 are not shown in the figure.  
The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on  
the T0 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter  
uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source  
is selected. The output from the Clock Select logic is referred to as the timer clock (clkT0).  
90  
AT90USB82/162  
7707D–AVR–07/08  
 复制成功!