AT90USB64/128
Clear to disable the WAKEUPI interrupt.
• 3 - EORSTE - End Of Reset Interrupt Enable Bit
Set to enable the EORSTI interrupt. This bit is set after a reset.
Clear to disable the EORSTI interrupt.
• 2 - SOFE - Start Of Frame Interrupt Enable Bit
Set to enable the SOFI interrupt.
Clear to disable the SOFI interrupt.
• 1 - Reserved
The value read from this bits is always 0. Do not set this bit
• 0 - SUSPE - Suspend Interrupt Enable Bit
Set to enable the SUSPI interrupt.
Clear to disable the SUSPI interrupt.
Bit
7
6
5
4
3
UADD6:0
R/W
2
1
0
ADDEN
UDADDR
Read/Write
W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
Initial Val-
ue
0
• 7 - ADDEN - Address Enable Bit
Set to activate the UADD (USB address).
Cleared by hardware. Clearing by software has no effect.
See Section 22.8, page 271 for more details.
• 6-0 - UADD6:0 - USB Address Bits
Load by software to configure the device address.
.
Bit
7
-
6
-
5
-
4
-
3
-
2
1
0
FNUM10:8
UDFNUMH
Read/Write
Initial Value
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
• 7-3 - Reserved
The value read from these bits is always 0. Do not set these bits.
• 2-0 - FNUM10:8 - Frame Number Upper Flag
Set by hardware. These bits are the 3 MSB of the 11-bits Frame Number information. They are
provided in the last received SOF packet. FNUM is updated if a corrupted SOF is received.
283
7593A–AVR–02/06