AT90S1200
EEPROM Data Memory
The AT90S1200 contains 64 bytes of data EEPROM memory. It is organized as a sepa-
rate data space, in which single bytes can be read and written. The EEPROM has an
endurance of at least 100,000 write/erase cycles. The access between the EEPROM
and the CPU is described on page 25 specifying the EEPROM address register, the
EEPROM data register, and the EEPROM control register. For the SPI data download-
ing, see page 44 for a detailed description.
This section describes the general access timing concepts for instruction execution and
internal memory access.
The AVR CPU is driven by the System Clock Ø, directly generated from the external
clock crystal for the chip. No internal clock division is used.
the Harvard architecture and the fast-access register file concept. This is the basic pipe-
lining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for
functions per cost, functions per clocks, and functions per power-unit.
Figure 11.
The Parallel Instruction Fetches and Instruction Executions
T1
T2
T3
T4
Instruction Execution
Timing
System Clock Ø
1st Instruction Fetch
1st Instruction Execute
2nd Instruction Fetch
2nd Instruction Execute
3rd Instruction Fetch
3rd Instruction Execute
4th Instruction Fetch
an ALU operation using two register operands is executed, and the result is stored back
to the destination register.
Figure 12.
Single-cycle ALU Operation
T1
T2
T3
T4
System Clock Ø
Total Execution Time
Register Operands Fetch
ALU Operation Execute
Result Write Back
9
0838H–AVR–03/02
ATMEL [ ATMEL CORPORATION ]
