欢迎访问ic37.com |
会员登录 免费注册
发布采购

83C51SND2C-JL 参数 Datasheet PDF下载

83C51SND2C-JL图片预览
型号: 83C51SND2C-JL
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片闪存微控制器与MP3解码器,支持完整的音频接口 [Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface]
分类和应用: 解码器闪存微控制器
文件页数/大小: 235 页 / 2877 K
品牌: ATMEL [ ATMEL ]
 浏览型号83C51SND2C-JL的Datasheet PDF文件第15页浏览型号83C51SND2C-JL的Datasheet PDF文件第16页浏览型号83C51SND2C-JL的Datasheet PDF文件第17页浏览型号83C51SND2C-JL的Datasheet PDF文件第18页浏览型号83C51SND2C-JL的Datasheet PDF文件第20页浏览型号83C51SND2C-JL的Datasheet PDF文件第21页浏览型号83C51SND2C-JL的Datasheet PDF文件第22页浏览型号83C51SND2C-JL的Datasheet PDF文件第23页  
AT8xC51SND2C  
Hardware Security  
System  
The AT89C51SND2C implements three lock bits LB2:0 in the LSN of HSB (see  
Table 23) providing three levels of security for user’s program as described in Table 21  
while the AT83SND2C is always set in read disabled mode.  
Level 0 is the level of an erased part and does not enable any security feature.  
Level 1 locks the hardware programming of both user and boot memories.  
Level 2 locks also hardware verifying of both user and boot memories  
Level 3 locks also the external execution.  
Table 21. Lock Bit Features(1)  
Internal  
External  
Execution  
Hardware  
Verifying  
Hardware  
Programming Programming  
Software  
Level LB2 LB1 LB0 Execution  
0
1
U
U
U
P
U
U
P
X
U
P
X
X
Enable  
Enable  
Enable  
Enable  
Enable  
Enable  
Enable  
Disable  
Enable  
Enable  
Disable  
Disable  
Enable  
Disable  
Disable  
Disable  
Enable  
Enable  
Enable  
Enable  
2
3(3)  
Notes: 1. U means unprogrammed, P means programmed and X means don’t care (pro-  
grammed or unprogrammed).  
2. AT89C51SND2C products are delivered with third level programmed to ensure that  
the code programmed by software using ISP or user’s boot loader is secured from  
any hardware piracy.  
Boot Memory Execution As internal C51 code space is limited to 64K Bytes, some mechanisms are implemented  
to allow boot memory to be mapped in the code space for execution at addresses from  
F000h to FFFFh. The boot memory is enabled by setting the ENBOOT bit in AUXR1  
(see Figure 22). The three ways to set this bit are detailed in the following sections.  
Software Boot Mapping  
The software way to set ENBOOT consists in writing to AUXR1 from the user’s soft-  
ware. This enables boot loader or API routines execution.  
Hardware Condition Boot  
Mapping  
The hardware condition is based on the ISP pin. When driving this pin to low level, the  
chip reset sets ENBOOT and forces the reset vector to F000h instead of 0000h in order  
to execute the boot loader software.  
As shown in Figure 12 the hardware condition always allows in-system recovery when  
user’s memory has been corrupted.  
Programmed Condition Boot  
Mapping  
The programmed condition is based on the Boot Loader Jump Bit (BLJB) in HSB. As  
shown in Figure 12 when this bit is programmed (by hardware or software programming  
mode), the chip reset set ENBOOT and forces the reset vector to F000h instead of  
0000h, in order to execute the boot loader software.  
19  
4341D–MP3–04/05  
 复制成功!