欢迎访问ic37.com |
会员登录 免费注册
发布采购

APW7098QAE-TRG 参数 Datasheet PDF下载

APW7098QAE-TRG图片预览
型号: APW7098QAE-TRG
PDF下载: 下载PDF文件 查看货源
内容描述: 两相降压PWM控制器集成MOSFET驱动器 [Two- Phase Buck PWM Controller with Integrated MOSFET Drivers]
分类和应用: 驱动器开关控制器
文件页数/大小: 30 页 / 650 K
品牌: ANPEC [ ANPEC ELECTRONICS COROPRATION ]
 浏览型号APW7098QAE-TRG的Datasheet PDF文件第21页浏览型号APW7098QAE-TRG的Datasheet PDF文件第22页浏览型号APW7098QAE-TRG的Datasheet PDF文件第23页浏览型号APW7098QAE-TRG的Datasheet PDF文件第24页浏览型号APW7098QAE-TRG的Datasheet PDF文件第26页浏览型号APW7098QAE-TRG的Datasheet PDF文件第27页浏览型号APW7098QAE-TRG的Datasheet PDF文件第28页浏览型号APW7098QAE-TRG的Datasheet PDF文件第29页  
APW7098  
Application Information (Cont.)  
Layout Consideration (Cont.)  
·
Keep the switching nodes (UGATEx, LGATEx, BOOTx,  
and PHASEx) away from sensitive small signal nodes  
since these nodes are fast moving signals. Therefore,  
keep traces to these nodes as short as possible and  
there should be no other weak signal traces in paral-  
lel with theses traces on any layer.  
APW7098  
VIN1=VIN  
BOOT1  
The signals going through theses traces have both  
high dv/dt and high di/dt with high peak charging and  
discharging current. The traces from the gate drivers  
to the MOSFETs (UGATExand LGATEx) should be short  
and wide.  
·
UGATE1  
PHASE1  
LGATE1  
L1  
·
·
Place the source of the high-side MOSFET and the  
drain of the low-side MOSFET as close as possible.  
Minimizing the impedance with wide layout plane be-  
tween the two pads reduces the voltage bounce of  
the node. In addition, the large layout plane between  
the drain of the MOSFETs (VIN and PHASEx nodes)  
can get better heat sinking.  
RS1  
CS1  
VOUT  
CSP1  
CSN1  
CSN2  
CSP2  
L
O
A
D
CS2  
For experiment result of accurate current sensing, the  
current sensing components are suggested to place  
close to the inductor part. To avoid the noise  
interference, the current sensing trace should be away  
from the noisy switching nodes.  
RS2  
LGATE2  
PHASE2  
UGATE2  
L2  
·
·
Decoupling capacitors, the resistor-divider, and boot  
capacitor should be close to their pins. (For example,  
place the decoupling ceramic capacitor close to the  
drain of the high-side MOSFET as close as possible).  
The input bulk capacitors should be close to the drain  
of the high-side MOSFET, and the output bulk capaci-  
tors should be close to the loads. The input capaci-  
tor’s ground should be close to the grounds of the  
output capacitors and low-side MOSFET.  
BOOT2  
VIN2=VIN  
Figure 10. Layout Guidelines  
·
Locate the resistor-divider close to the FB pin to mini-  
mize the high impedance trace. In addition, FB pin  
traces can’t be close to the switching signal traces  
(UGATEx, LGATEx, BOOTx, and PHASEx).  
Copyright ã ANPEC Electronics Corp.  
25  
www.anpec.com.tw  
Rev. A.6 - Oct., 2009  
 复制成功!