欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS1524-BTDR 参数 Datasheet PDF下载

AS1524-BTDR图片预览
型号: AS1524-BTDR
PDF下载: 下载PDF文件 查看货源
内容描述: 下150ksps , 12位, 1通道伪/真差分和2路单端ADC [150ksps, 12-Bit, 1-Channel Pseudo/True-Differential and 2-Channel Single-Ended ADCs]
分类和应用:
文件页数/大小: 22 页 / 708 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号AS1524-BTDR的Datasheet PDF文件第12页浏览型号AS1524-BTDR的Datasheet PDF文件第13页浏览型号AS1524-BTDR的Datasheet PDF文件第14页浏览型号AS1524-BTDR的Datasheet PDF文件第15页浏览型号AS1524-BTDR的Datasheet PDF文件第17页浏览型号AS1524-BTDR的Datasheet PDF文件第18页浏览型号AS1524-BTDR的Datasheet PDF文件第19页浏览型号AS1524-BTDR的Datasheet PDF文件第20页  
AS1524/AS1525  
Datasheet - Application Information  
Figure 24. Microwire Serial Interface Connections  
8
SK  
I/O  
SCLK  
AS1524/  
AS1525  
6
CPU  
CNVST  
7
SI  
DOUT  
Figure 25. SPI/Microwire Interface Timing Diagram (CPOL = CPHA = 0)  
Sampling Instant  
1st Byte Read  
CNVST  
2nd Byte Read  
1
4
8
12  
16  
SCLK  
DOUT  
High Z  
B11  
MSB  
B0  
LSB  
B10  
B9  
B8  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
QSPI Interface  
Using the high-speed QSPI interface (Figure 26) with CPOL = 0 and CPHA = 0, the AS1524/AS1525 support a maxi-  
mum fSCLK of 8MHz. One 12- to 16-bit reads are necessary to obtain the entire 12-bit result from the AS1524/AS1525.  
DOUT data transitions on the serial clock’s falling edge and is clocked into the processor on SCLK’s rising edge. The  
first 12 bits are the data. DOUT then goes high impedance (see Figure 24).  
Figure 26. QSPI Serial Interface Connections  
8
SCK  
CSM  
SCLK  
6
AS1524/  
AS1525  
CPU  
CNVST  
SSM  
7
MISO  
DOUT  
www.austriamicrosystems.com  
Revision 1.02  
16 - 22  
 复制成功!