AS3525-A/-B C22O22
Data Sheet, Confidential
7.2.7.2 USB 2.0 OTG PHY
•
•
•
•
•
Complete PHY for USB2.0 On-The-Go
USB 2.0 UTMI+ specification compliant
Supports high speed (480 Mbit/s), full speed (12 Mbit/s) and low speed (1.5 Mbit/s) data transmission
Supports OT supplement features: VBUS state detecting SRP request by “data-line pulsing” method
Low jitter clock from either on-chip PLL (48MHz) or optional additional crystal (12MHz, 24MHz or 48MHz) which is
available with the 224 pin package, only
•
•
16 bit parallel datain/out interface
Typical current consumption on vdda33c and vdd33t:
•
•
•
•
•
12 mA in FS RX mode
30 mA in FS TX mode
30 mA in HS RX mode
40 mA in HS TX mode
< 100 uA in suspend mode
•
Rext = 3.4kOhm (+/- 1%) must be connected between pads “rext” and “vssa33c” to set the bias current.
7.2.7.3 USB 2.0 OTG Interface Registers
Table 17 USB Interface Registers
Register Name
USB_IEP0_CTRL
Base Address
Offset
0x00000
0x00004
0x00008
0x0000c
0x00014
0x00018
0x00020
0x00024
0x00028
0x0002c
0x00034
0x00038
0x00040
0x00044
0x00048
0x0004c
0x00054
0x00058
0x00060
0x00064
0x00068
0x0006c
0x00074
0x00078
0x00200
0x00204
0x00208
0x0020c
0x00210
0x00214
0x00218
0x00220
0x00224
0x00228
Note
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
AS3525_USB_BASE
Control Register
Status Register
TxFIFO Size
USB_IEP0_STS
USB_IEP0_TXFSIZE
USB_IEP0_MPS
Maximum Packet Size
Data Descriptor Pointer
Status Mask Register
Control Register
USB_IEP0_DESC_PTR
USB_IEP0_STS_MASK
USB_IEP1_CTRL
USB_IEP1_STS
Status Register
USB_IEP1_TXFSIZE
USB_IEP1_MPS
TxFIFO Size
Maximum Packet Size
Data Descriptor Pointer
Status Mask Register
Control Register
USB_IEP1_DESC_PTR
USB_IEP1_STS_MASK
USB_IEP2_CTRL
USB_IEP2_STS
Status Register
USB_IEP2_TXFSIZE
USB_IEP2_MPS
TxFIFO Size
Maximum Packet Size
Data Descriptor Pointer
Status Mask Register
Control Register
USB_IEP2_DESC_PTR
USB_IEP2_STS_MASK
USB_IEP3_CTRL
USB_IEP3_STS
Status Register
USB_IEP3_TXFSIZE
USB_IEP3_MPS
TxFIFO Size
Maximum Packet Size
Data Descriptor Pointer
Status Mask Register
Control
USB_IEP3_DESC_PTR
USB_IEP3_STS_MASK
USB_OEP0_CTRL
USB_OEP0_STS
Status Register
USB_OEP0_RXFR
USB_OEP0_MPS
Rx Packet Frame Number Register
RxFIFO Size/Maximum Packet Size
Setup buffer Pointer Register
Data Descriptor Pointer
Status Mask Register
Control Register
USB_OEP0_SUP_PTR
USB_OEP0_DESC_PTR
USB_OEP0_STS_MASK
USB_OEP1_CTRL
USB_OEP1_STS
Status Register
USB_OEP1_RXFR
Rx Packet Frame Number Register
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com Revision 1.13
35 - 194