AS3525-A/-B C22O22
Data Sheet, Confidential
Ball Nr.
Ball Name
PAD Type
I/O
Ball Description
BGA144
naf_d[14]
IO NAND FLASH data line (high byte)
IO NAND FLASH data line (high byte)
D11
D10
E10
E9
D IO ST PD LSR
D IO ST PD LSR
D IO ST LSR
naf_d[15]
naf_cle
O
O
O
O
O
O
O
O
O
I
NAND FLASH command latch enable
NAND FLASH address latch enable
NAND FLASH write protect not
NAND FLASH chip enable
naf_ale
D IO ST LSR
naf_wp_n
naf_ce0_n
naf_ce1_n
naf_ce2_n
naf_ce3_n
naf_we_n
naf_re_n
naf_bsy_n
E8
D IO ST PD LSR
E7
E6
D IO ST LSR
D IO ST LSR
NAND FLASH chip enable
NAND FLASH chip enable
J7
D IO ST LSR
D IO ST LSR
D IO ST LSR
D IO ST LSR
D IO ST LSR
NAND FLASH chip enable
J8
NAND FLASH write enable not
NAND FLASH read enable not
NAND FLASH ready / busy not
E5
E11
F9
I2S Input
I
I
I2S data input
data input from external audio ADC
SPDIF data input
i2si_sdata_in
A3
J5
D IN ST PD
spdif_data_in
data input for SPDIF to I2S conversion
Audio Subsystem IRQ
INTRQ
intrq
DO
D IN ST
O
I
used by the audio/PMU subsystem to interrupt the digital core,
INTRQ and intrq are connected on the BGA
JTAG Debugging IF
C1
C3
B2
B1
B3
jtag_trst_n
jtag_tms
jtag_tck
jtag_tdi
D IN ST PD
I
JTAG reset not
JTAG mode select
JTAG clock
D IN ST PU
I
D IN ST PU
I
D IN ST PU
I
JTAG data input
JTAG data output
jtag_tdo
D IO ST PU LSR
O
DBOP
A1
A2
A9
B9
dbop_d[12]
dbop_d[13]
dbop_d[14]
dbop_d[15]
D IO ST PD LSR IO DISPLAY data input/output (high byte)
D IO ST PD LSR IO DISPLAY data input/output (high byte)
D IO ST PD LSR IO DISPLAY data input/output (high byte)
D IO ST PD LSR IO DISPLAY data input/output (high byte)
USB 2.0 OTG
F2
F1
vdda33
PWP_VD_
ANA_3V
PWP_VS_
ANA_3V
P
P
USB 3.3V analog power supply for common block
USB 3.3V analog ground supply for common block
vssa33
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com Revision 1.13
186 - 194
AMSCO [ AMS(艾迈斯) ]
