欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI3039 参数 Datasheet PDF下载

PI3039图片预览
型号: PI3039
PDF下载: 下载PDF文件 查看货源
内容描述: 600DPI CIS图像传感器芯片 [600DPI CIS Image Sensor Chip]
分类和应用: 传感器图像传感器
文件页数/大小: 10 页 / 604 K
品牌: AMI [ AMI SEMICONDUCTOR ]
 浏览型号PI3039的Datasheet PDF文件第2页浏览型号PI3039的Datasheet PDF文件第3页浏览型号PI3039的Datasheet PDF文件第4页浏览型号PI3039的Datasheet PDF文件第5页浏览型号PI3039的Datasheet PDF文件第7页浏览型号PI3039的Datasheet PDF文件第8页浏览型号PI3039的Datasheet PDF文件第9页浏览型号PI3039的Datasheet PDF文件第10页  
Item  
Symbol  
to (1)  
Minimum  
154  
77  
25  
20  
Mean  
50  
Maximum  
10000  
Units  
ns  
ns  
%
ns  
ns  
ns  
Note 5  
ns  
ns  
Clock cycle time  
Clock pulse width  
Clock duty cycle  
Data setup time  
Data hold time  
Prohibit crossing time  
SP turn on and off  
EOS rise delay  
EOS fall delay  
Signal delay time to  
peak  
tw (2)  
Dty (3)  
tds  
75  
tdh  
20  
Tprh (4)  
Tonoff(5)  
terdl  
20  
80  
75  
20  
tefdl  
tdtp(6)  
ns  
Signal fall time delay  
tftd(6)  
80  
ns  
Table 6A. Timing Symbol's Definition  
Notes:  
1. Minimum to is specified at the maximum clock frequency of 6.5MHz.  
2. Since the clock pulse width varies with frequency, tw will vary according to duty cycle. This  
minimum is specified @ 6.5MHz and 50% duty cycle.  
3. The clock duty cycle typically is 25 %. At 5.0 MHz or higher 50% is recommended. This  
recommendation is to keep the die-to-die FPN, fixed pattern noise, to a minimum between  
die transitions in CIS operation.  
4. Tprh is the time where the start pulse high is prohibited. No consecutive falling clock edges  
are allowed during one cycle of SP. Otherwise, two start pulses or more will load into the  
shift register for each negative going clock edge. Multiple start pulses loaded into the shift  
register will access proportional numbers of multiple pixels simultaneously at each clock  
cycle.  
5. The recommended time to start and stop the SP is between two consecutive rising clock  
edges, indicated by the tonoff arrows.  
6. These values, tdtp and tftd, are measurements from the circuit in Figure 4B, which is  
essentially the pulse voltage across the 50 ohm resistor. This is one of circuit employed to  
convert the Video Signal current to voltage. See discussion on the two amplifier  
configurations under the section entitled, Output Circuits for Converting the Video Signal.  
to  
CP  
tsmp  
VIDEO  
OUTPUT  
Vp  
tvf  
Dark Level  
Vd  
Reset Level  
Figure 3B. Supplement Timing Diagram  
This supplementary timing diagram, Figure 3B, Supplement Timing Diagram, graphically  
defines the symbols used to describe timing relationship between the waveforms at the output  
PAGE 6 OF 10, PI3039, 12/2/02