欢迎访问ic37.com |
会员登录 免费注册
发布采购

FS612509-02TR 参数 Datasheet PDF下载

FS612509-02TR图片预览
型号: FS612509-02TR
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Driver, CMOS, PDSO24,]
分类和应用: 光电二极管
文件页数/大小: 9 页 / 241 K
品牌: AMI [ AMI SEMICONDUCTOR ]
 浏览型号FS612509-02TR的Datasheet PDF文件第2页浏览型号FS612509-02TR的Datasheet PDF文件第3页浏览型号FS612509-02TR的Datasheet PDF文件第4页浏览型号FS612509-02TR的Datasheet PDF文件第5页浏览型号FS612509-02TR的Datasheet PDF文件第6页浏览型号FS612509-02TR的Datasheet PDF文件第7页浏览型号FS612509-02TR的Datasheet PDF文件第8页浏览型号FS612509-02TR的Datasheet PDF文件第9页  
FS612509-01/-02
1:9 Zero-Delay Clock Buffer IC
1.0
Features
2.0
Description
Generates one bank of five outputs (1Y0 to 1Y4) and
one bank of four outputs (2Y0 to 2Y3) from one ref-
erence clock input (CLK)
Designed to meet the PLL Component Specifications
as noted in the PC133 SDRAM Registered DIMM
Design Specification
External feedback input (FBIN) to synchronize all
clock outputs to the clock input
Operating frequency: 25MHz to 140MHz
Tight tracking skew (spread-spectrum tolerant)
On-chip 25Ω series damping resistors for driving
point-to-point loads
Separate bank controls:
M
Signal 1G enables or disables outputs 1Y0 - 1Y4
M
Signal 2G enables or disables outputs 2Y0 - 2Y3
Available with an auto power-down option that turns
off the PLL and forces all outputs low when the refer-
ence clock stops (FS612509-02)
Packaged in a 24-pin TSSOP
The FS612509 is a low skew, low jitter CMOS zero-delay
phase-lock loop (PLL) clock buffer IC designed for high-
speed motherboard applications, such as those using
133MHz SDRAM.
Nine buffered clock outputs are derived from an onboard
open-loop PLL. The PLL aligns the frequency and phase
of all output clocks to the input clock CLK, including an
FBOUT clock that feeds back to FBIN to close the loop.
One group of five outputs 1Y0 to 1Y4 are enabled and
disabled low by the active-high 1G signal. A second
group of four outputs 2Y0 to 2Y3 are enabled and dis-
abled low by the active-high 2G signal. The PLL may be
bypassed by pulling AVDD to ground.
Figure 2: Pin Configuration
AGND
VDD
1Y0
1Y1
1Y2
GND
GND
1
2
3
4
24
23
22
21
CLK
AVDD
VDD
2Y0
2Y1
GND
GND
2Y2
2Y3
VDD
2G
FBIN
FS612509
5
6
7
8
9
10
11
12
20
19
18
17
16
15
14
13
Figure 1: Block Diagram
VDD
1Y3
1Y4
VDD
1G
FBOUT
1G
1Y0
1Y1
AVDD
1Y2
1Y3
Table 1: Function Table
INPUT
PLL
AVDD
1G
L
L
H
H
H
L
L
H
H
H
2G
L
H
L
H
H
L
H
L
H
H
CLK
H
H
H
H
L
H
H
H
H
L
1Y0-1Y4
L
L
H
H
L
L
L
H
H
L
2Y0-2Y3
L
H
L
H
L
L
H
L
H
L
FBOUT
H
H
H
H
L
H
H
H
H
L
3.1.02
FBIN
PLL
CLK
AGND
1Y4
2Y0
2Y1
2Y2
OUTPUT
2G
PLL Bypass
H
H
H
H
H
L
L
L
L
L
2Y3
FS612509
FBOUT
GND
This document contains information on a new product. Specifications and information herein are subject to change without notice.
ISO9001
QS9000
Zero-Delay