Table 7. Pin State Table—Memory Interface1 (Continued)
Signal Name
[Alternate
Function]
Max
Load Supply
(pF)
Power
Down Note 5 V
Group
Pin
#
Output
Drive
Reset
State Operation
Normal
Suspend
State
Type
8
MA10
C13
A16
A11
C15
D14
R18
T19
V20
U19
O
O
O
O
O
O
O
O
O
C–E3
C–E3
C–E3
C–E3
C–E3
B
70
70
70
50
50
50
50
50
50
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
L
L
O
O
O
O
O
O
O
O
O
TS-PD
8
MA11
TS-PD
2
MWE
H
H
H
H
H
H
H
H[TS-PD]
A
2
RAS0
O[L][TS-PD]
O[L][TS-PD]
H[TS-PD][TS]
H[TS-PD][TS]
H[TS-PD][TS]
H[TS-PD][TS]
A
2
RAS1
A
9
ROMCS0
ROMCS1
ROMRD
ROMWR
B
B
B
B
S
S
S
S
9
9
9
B
B
B
Notes:
1. Pin states for D31–D16 are listed in Table 6 on page 42.
2. RAS3–RAS0, CASH3–CASH0, CASL3–CASL0, and MWE Suspend state of the pins:
–The RAS and CAS signals remain active if the DRAM interface is configured for CAS-before-RAS refresh in Suspend mode.
–The RAS and CAS signals will be Low if the DRAM is configured for self-refresh in Suspend mode.
–Will be three-stated with a pulldown resistor if the DRAM interface is programmed to be disabled so the DRAM can be
powered down (Power-Down Group A).
–Will not be affected by this when the RAS and CAS signals that share pins with other functions (RAS3–RAS2, CASH3–
CASH2, and CASL3–CASL2) are not enabled to come out of the chip.
–The MWE signal will be driven out High (deasserted) when the DRAM is programmed to be left powered (Power-Down
Group A).
Summary: These pins have built-in pulldown resistors that are invoked by:
–Suspend mode and DRAM interface programmed for power-down in Suspend (Power-Down Group A), and the pins are
enabled as RAS/CAS for RAS3–RAS2, CASH3–CASH2, and CASL3–CASL2.
3. C, D, and E output drives are programmable.
4. The data bus D15–D0 has built-in pulldown resistors that are invoked when the data bus signals are inputs.
5. Memory Address MA12 Suspend state of the pin:
Will be three-stated with a pulldown resistor. This will work for CAS-before-RAS refresh, self-refresh, and the DRAM powered down.
Summary: This pin has a built-in pulldown resistor that is invoked by Suspend mode.
6. Memory Address MA4–MA0 pins are shared with the power-on configuration signals so the reset state of the pins has a pull-
down resistor on these signals.
This default configuration will choose: not test mode and an 8-bit ROM/Flash memory accessed by ROMCS0 with the SD
buffer-control signals disabled. The pulldown resistors are from 50 K to 150 K; they need to be overridden by pullup resistors
on the board if other configurations are needed.
These pulldown resistors are disabled after reset; they are not active during normal chip operation.
For configuration signals CFG0, CFG1, CFG2, and CFG3, if the system uses the default configuration, the pulldown resistors
will be active again in Suspend mode. If external pullup resistors are used on the board for a different configuration, the pins
with external pullups will three-state in Suspend mode without pulldown resistors.
The reserved signal on MA4 is only used for AMD testing; it should not be pulled up on the system design. This pin will always
go to three-state with a pulldown resistor in Suspend mode.
Summary: Each pin has a built-in pulldown resistor that is invoked by:
–Reset
–Suspend mode and the configuration pin being Low during reset (for CFG3–CFG0).
–Suspend mode for the reserved signal on MA4.
Élan™SC400 and ÉlanSC410 Microcontrollers Data Sheet
45
AMD [ AMD ]
