欢迎访问ic37.com |
会员登录 免费注册
发布采购

ELANSC400-66AC 参数 Datasheet PDF下载

ELANSC400-66AC图片预览
型号: ELANSC400-66AC
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片,低功耗, PC / AT兼容的微控制器 [Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers]
分类和应用: 微控制器PC
文件页数/大小: 132 页 / 2249 K
品牌: AMD [ AMD ]
 浏览型号ELANSC400-66AC的Datasheet PDF文件第37页浏览型号ELANSC400-66AC的Datasheet PDF文件第38页浏览型号ELANSC400-66AC的Datasheet PDF文件第39页浏览型号ELANSC400-66AC的Datasheet PDF文件第40页浏览型号ELANSC400-66AC的Datasheet PDF文件第42页浏览型号ELANSC400-66AC的Datasheet PDF文件第43页浏览型号ELANSC400-66AC的Datasheet PDF文件第44页浏览型号ELANSC400-66AC的Datasheet PDF文件第45页  
Table 4. Power Pin Type Abbreviations  
5 V: An S in the 5 V column denotes pins that are  
5-volt safe. This means these signals can tolerate 5  
volts and they will not be damaged. However, they  
cannot drive to 5 volts.  
Symbol  
A
Meaning  
Pin is an analog input  
CPU power input  
Real-time clock input  
Power input  
CPU  
RTC  
VCC  
Using the Pin State Tables  
In the following Pin State tables, multiplexed pins in-  
clude values specific to each signal in the row (across  
the table) where that signal is named. If a cell has only  
one value listed for two or three different signals, then  
this value is constant (does not change) no matter what  
signal is programmed to come out on the pin.  
Power-Down Group: The signals on the chip are  
grouped together by interface for the purpose of  
powering down chips on the system board that are  
connected to these signals in Suspend mode. The  
letters A–I in the Power-Down Group column indi-  
cate the group with which each affected signal is as-  
sociated. Only those signals that have a different  
Suspend state based on the interface powering off  
have a letter. The interfaces are identified in  
Table 5. The extended registers have bits that allow  
components connected to each interface to be pow-  
ered down in Suspend mode. Care must be taken  
when designing a system with sections that power  
down, because many signals are shared between  
components.  
For example, in the table on page 47, when pin V14  
is GPIO19, it is bidirectional; when pin V14 is LBL2,  
it is an output only. Because the cell includes two  
separate lines, the pin type is unique for each signal.  
When the V14 pin is either GPIO19 or LBL2, the  
reset state is I-PU. Because there is only one value  
shown in the table, this value applies to both signals.  
Table 5. Power-Down Groups  
Group Interface  
A
B
C
D
E
F
G
H
I
DRAM  
ROM  
ISA (shared ISA signals individually enabled)  
Serial port, serial IrDA infrared port  
GPIO Chip Selects 1–0  
VL bus  
PC Card Socket A  
PC Card Socket B and parallel port  
SD buffer control signals  
Élan™SC400 and ÉlanSC410 Microcontrollers Data Sheet  
41