Revision 1.02 – June 27, 2006
S5935 – PCI Product
Data Book
This register provides the method for choosing which
conditions are to produce an interrupt on the PCI bus
interface, a method for viewing the cause of the inter-
rupt, and a method for acknowledging (removing) the
interrupt’s assertion.
INTERRUPT CONTROL/STATUS REGIS-
TER (INTCSR)
Interrupt Control and Status
Register Name
Interrupt sources:
PCI Address
Offset
38h
•
•
•
Write Transfer Terminal Count = zero
Read Transfer Terminal Count = zero
00000000h
Power-up value
Attribute
Size
One of the Outgoing mailboxes (1,2,3 or 4)
becomes empty
Read/Write (R/W), Read/
Write_One_Clear (R/WC)
•
One of the Incoming mailboxes (1,2,3 or 4)
becomes full.
32 bits
•
•
Target Abort
Master Abort
Figure 29. Interrupt Control/Status Register
Actual Interrupt
Interrupt Selection
Bit
24 23 21
1615 14 12
0
8
4
0
31
FIFO and Endian Control
0
0 0 0
Value
Interrupt Source (R/W)
Enable & Selection
Interrupt Asserted (RO)
Target Abort (R/WC)
Master Abort (R/WC)
D4-D0 Outgoing Mailbox
(Goes empty)
D4=Enable Interrrupt
D3-D2=Mailbox #
Read Transfer
Complete (R/WC)
0 0=Mailbox 1
0 1=Mailbox 2
1 0=Mailbox 3
1 1=Mailbox 4
Write Transfer
Complete (R/WC)
Incoming Mailbox
Interrupt (R/WC)
D1-D0=Byte #
Outgoing Mailbox
Interrupt (R/WC)
0 0=Byte 0
0 1=Byte 1
1 0=Byte 2
1 1=Byte 3
D12-D8 Incoming Mailbox (R/W)
(Becomes full)
D12=Enable Interrupt
D11-D10=Mailbox
0 0=Mailbox 1
0 1=Mailbox 2
1 0=Mailbox 3
1 1=Mailbox 4
D9-D8=Byte #
0 0=Byte 0
0 1=Byte 1
1 0=Byte 2
1 1=Byte 3
Interrupt on Write
Transfer Complete
Interrupt on Read
Transfer Complete
68
DS1527
AMCC Confidential and Proprietary
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
