欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3019A 参数 Datasheet PDF下载

S3019A图片预览
型号: S3019A
PDF下载: 下载PDF文件 查看货源
内容描述: [Transceiver, 1-Func, PQFP80, 14 MM, PLASTIC, QFP-80]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 22 页 / 149 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S3019A的Datasheet PDF文件第2页浏览型号S3019A的Datasheet PDF文件第3页浏览型号S3019A的Datasheet PDF文件第4页浏览型号S3019A的Datasheet PDF文件第5页浏览型号S3019A的Datasheet PDF文件第6页浏览型号S3019A的Datasheet PDF文件第7页浏览型号S3019A的Datasheet PDF文件第8页浏览型号S3019A的Datasheet PDF文件第9页  
®
DEVICE
SPECIFICATION
SONET/SDH/ATM OC-3/12 TRANSCEIVER W/CDR
BiCMOS LVPECL OC-3/12 GENERATOR W/CDR
CLOCK TRANSCEIVER
SONET/SDH/ATM OC-12 TRANSMITTER AND RECEIVER
GENERAL DESCRIPTION
S3019
S3019
S3019
FEATURES
• Complies with Bellcore and ITU-T
specifications
• On-chip high-frequency PLLs for clock
generation and clock recovery
• Supports 155.52 Mbps (OC-3) and 622.08
Mbps (OC-12)
• Selectable reference frequencies of 19.44,
38.88, 51.84 or 77.76 MHz
• Interface to both LVPECL and TTL logic
• Simple interface with 3.3 V or 5 V Optical
modules
• Directly compatible with 3.3 V or 5 V network
interface devices
• 8-bit TTL data path
• Compact 14 mm 80 PQFP package
• Diagnostic loopback mode
• Lock detect
• Low jitter LVPECL interface
• Single 3.3 V supply
The S3019 SONET/SDH transceiver chip is a fully
integrated serialization/deserialization SONET OC-12
(622.08 Mbit/s) and OC-3 (155.52 Mbps) interface de-
vice. The chip performs all necessary serial-to-parallel
and parallel-to-serial functions in conformance with
SONET/SDH transmission standards. The device is
suitable for SONET-based ATM applications. Figure
1 shows a typical network application.
On-chip clock synthesis is performed by the high-
frequency phase-locked loop on the S3019
transceiver chip allowing the use of a slower external
transmit clock reference. Clock recovery is performed
on the device by synchronizing its on-chip VCO directly
to the incoming data stream. The S3019 also per-
forms SONET/SDH frame detection. The chip can be
used with a 19.44, 38.88, 51.84 or 77.76 MHz refer-
ence clock, in support of existing system clocking
schemes.
The low jitter LVPECL interface guarantees compliance
with the bit-error rate requirements of the Bellcore
and ITU-T standards. The S3019 is packaged in a
14 mm 80 PQFP, offering designers a small package
outline.
APPLICATIONS
SONET/SDH-based transmission systems
SONET/SDH modules
SONET/SDH test equipment
ATM over SONET/SDH
Section repeaters
Add Drop Multiplexers (ADM)
Broad-band cross-connects
Fiber optic terminators
Fiber optic test equipment
Figure 1. System Block Diagram
8
Network
Interface
Processor
S3019
SONET/SDH
Transceiver
OTX
ORX
8
S3019
SONET/SDH
Transceiver
Network
Interface
Processor
8
8
ORX
OTX
April 12, 2000 / Revision F
1