欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC440SPE-AGB533C 参数 Datasheet PDF下载

PPC440SPE-AGB533C图片预览
型号: PPC440SPE-AGB533C
PDF下载: 下载PDF文件 查看货源
内容描述: 440SPe的PowerPC嵌入式处理器 [PowerPC 440SPe Embedded Processor]
分类和应用: PC
文件页数/大小: 80 页 / 1204 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第72页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第73页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第74页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第75页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第77页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第78页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第79页浏览型号PPC440SPE-AGB533C的Datasheet PDF文件第80页  
Revision 1.23 - Sept 21, 2006  
PowerPC 440SPe Embedded Processor  
Preliminary Data Sheet  
The following example shows the timing relationship between SDRAM DDR Data at the input pin and the store of  
the Data in stage 1.  
Figure 11. DDR SDRAM Read Cycle Timing—Example  
Oversampling Guard Band  
DDR 1X Clock  
DDR 2X Clock  
Memclk (Diff.)  
DQS at  
MemCntl Pin  
Data at Pin  
D0  
D1  
D2  
D3  
D4  
T2  
D5  
D6  
D7  
D8  
D9  
Store 1st Data in Stage 2  
T3  
Feedback  
Output  
1X DDR Clk cycle  
T1  
T4  
Delayed DQS  
Data Out Stage 1 (0)  
Data Out Stage 1 (1)  
Data out Stage 1 (2)  
Valid  
High  
Low  
D0  
D1  
D2  
D3  
Data Out Stage 2  
PLB 1X Clock  
76  
AMCC Proprietary  
 复制成功!