欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC440EPX-SPAFFFTS 参数 Datasheet PDF下载

PPC440EPX-SPAFFFTS图片预览
型号: PPC440EPX-SPAFFFTS
PDF下载: 下载PDF文件 查看货源
内容描述: 440EPx的PowerPC嵌入式处理器 [PowerPC 440EPx Embedded Processor]
分类和应用: PC
文件页数/大小: 94 页 / 3193 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第60页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第61页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第62页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第63页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第65页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第66页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第67页浏览型号PPC440EPX-SPAFFFTS的Datasheet PDF文件第68页  
Revision 1.26 – October 15, 2007  
440EPx – PPC440EPx Embedded Processor  
Preliminary Data Sheet  
Table 8. Signal Functional Description (Sheet 8 of 9)  
Notes:  
1. Receiver input has hysteresis  
2. Must pull up (recommended value is 3kΩ to OV  
(EOV  
for Ethernet)  
DD  
DD  
3. Must pull down (recommended value is 1kΩ)  
4. If not used, must pull up (recommended value is 3kΩ to OV  
(EOV  
for Ethernet)  
DD  
DD  
5. If not used, must pull down (recommended value is 1kΩ)  
6. Strapping input during reset; pull-up or pull-down required  
Signal Name  
System Interface  
Description  
I/O  
Type  
Notes  
3.3V tolerant  
2.5V CMOS  
SysClk  
SysErr  
Main system clock input.  
Set to 1 when a machine check is generated.  
I
1
3.3V tolerant  
2.5V CMOS  
O
Main system reset. External logic can drive this bidirectional pin  
low (minimum of 16 cycles) to initiate a system reset. A system  
reset can also be initiated by software. Implemented as an open-  
drain output (two states; 0 or open circuit).  
3.3V tolerant  
2.5V CMOS  
SysReset  
I/O  
1, 2  
3.3V LVTTL  
Rcvr w/pull-up  
Halt  
Halt from external debugger.  
I
I
TmrClk  
Processor timer external input clock.  
3.3V LVTTL  
3.3V LVTTL  
GPIO00:15  
GPIO22:23  
General purpose I/O. To access these functions, software must  
set DCR register bits.  
I/O  
1
1
GPIO26:48  
GPIO16:21  
GPIO24:25  
General purpose I/O. To access these functions, software must  
set DCR register bits.  
3.3V tolerant  
2.5V CMOS  
I/O  
I/O  
General purpose I/O. To access these functions, software must  
set DCR register bits.  
3.3V tolerant  
2.5V CMOS  
GPIO49:63  
TestEn  
3.3V LVTTL  
Rcvr w/pull-  
down  
Test Enable.  
I
I
I
Note: Do not connect for normal operation.  
Receiver Inhibit. Active only when TestEn is active. Used for  
manufacturing test only.  
RcvrInh  
3.3V LVTTL  
1
1
3.3V tolerant  
2.5V CMOS  
Rcvr  
Mode Control. Active only when TestEn is active. Used for  
manufacturing test only.  
ModeCtrl  
LeakTest  
LeakTest2  
Leakage Test. Active only when TestEn is active. Used for  
manufacturing test only.  
3.3V LVTTL  
w/pull-up  
I
I
1
1
Reference Enable. Active only when TestEn is active. Used for  
manufacturing test only.  
RefEn  
3.3V LVTTL  
Driver Inhibit. Active only when TestEn is active. Used for  
manufacturing test only. Tie up as specified in Note 2 for normal  
operation.  
3.3V LVTTL  
w/pull-up  
DrvrInh1:2  
I
1
On-chip PNP thermal monitor transistor.  
Thermal  
monitor  
TherMonA:B  
PSROOut  
I
5
A is the emitter and B is the base. The collector is grounded.  
Module characterization and screening. Use for test purposes  
only. Tie down as specified in Note 3 for normal operation.  
Perf screen ring  
oscillator  
O
1, 3  
64  
AMCC Proprietary  
 复制成功!