欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405EP-3LB200CZ 参数 Datasheet PDF下载

PPC405EP-3LB200CZ图片预览
型号: PPC405EP-3LB200CZ
PDF下载: 下载PDF文件 查看货源
内容描述: 405EP的PowerPC嵌入式处理器 [PowerPC 405EP Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路微处理器PC时钟
文件页数/大小: 50 页 / 805 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第30页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第31页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第32页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第33页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第35页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第36页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第37页浏览型号PPC405EP-3LB200CZ的Datasheet PDF文件第38页  
Revision 1.07 – September 10, 2007  
PPC405EP – PowerPC 405EP Embedded Processor  
Data Sheet  
Table 6. Signal Functional Description (Sheet 4 of 6)  
Secondary multiplexed signals are shown in brackets.  
Notes:  
1. Receiver input has hysteresis.  
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.  
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.  
4. If not used, must pull up.  
5. If not used, must pull down.  
6. Strapping input during reset; pull up or pull down as required.  
7. Pull-up may be required. See “External Bus Control Signals” on page 30.  
Signal Name  
Description  
I/O  
Type  
Notes  
5V tolerant  
3.3V LVTTL  
PerReady  
Ready to transfer data.  
I
1
Used to indicates the last transfer of a memory access.  
To access this function, software must toggle a DCR bit.  
5V tolerant  
3.3V LVTTL  
[PerBLast]  
PerClk  
I/O  
O
1, 7  
5V tolerant  
3.3V LVTTL  
Peripheral clock to be used by peripheral slaves.  
Peripheral reset to be used by peripheral slaves.  
5V tolerant  
3.3V LVTTL  
ExtReset  
O
Internal Peripheral Interface  
5V tolerant  
3.3V LVTTL  
UART0_Rx  
UART0_Tx  
UART0 Serial Data In.  
I
O
I
1
6
1
5V tolerant  
3.3V LVTTL  
UART0 Serial Data Out.  
UART0 Data Carrier Detect.  
5V tolerant  
3.3V LVTTL  
[UART0_DCD]  
To access this function, software must toggle a DCR bit.  
UART0 Data Set Ready.  
5V tolerant  
3.3V LVTTL  
[UART0_DSR]  
UART0_CTS  
[UART0_DTR]  
UART0_RTS  
[UART0_RI]  
[UART1_Rx]  
[UART1_Tx]  
I
I
1
1
To access this function, software must toggle a DCR bit.  
5V tolerant  
3.3V LVTTL  
UART0 Clear To Send.  
UART0 Data Terminal Ready.  
5V tolerant  
3.3V LVTTL  
O
O
I
To access this function, software must toggle a DCR bit.  
5V tolerant  
3.3V LVTTL  
UART0 Request To Send.  
6
1
1
UART0 Ring Indicator.  
5V tolerant  
3.3V LVTTL  
To access this function, software must toggle a DCR bit.  
UART1 Serial Data In.  
5V tolerant  
3.3V LVTTL  
I
To access this function, software must toggle a DCR bit.  
UART1 Serial Data Out.  
5V tolerant  
3.3V LVTTL  
O
To access this function, software must toggle a DCR bit.  
IICSCL  
IICSDA  
IIC Serial Clock.  
IIC Serial Data.  
I/O  
I/O  
3.3V IIC  
3.3V IIC  
1, 2  
1, 2  
Interrupts Interface  
Interrupt requests  
5V tolerant  
3.3V LVTTL  
[IRQ0:6]  
I
1
To access this function, software must toggle a DCR bit.  
JTAG Interface  
5V tolerant  
3.3V LVTTL  
TDI  
Test data in.  
I
I
1, 4  
1, 4  
5V tolerant  
3.3V LVTTL  
TMS  
JTAG test mode select.  
34  
AMCC  
 复制成功!