欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5320 参数 Datasheet PDF下载

CS5320图片预览
型号: CS5320
PDF下载: 下载PDF文件 查看货源
内容描述: PCI匹配制造商, 3.3V [PCI Match Maker, 3.3V]
分类和应用: PC
文件页数/大小: 160 页 / 1544 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号CS5320的Datasheet PDF文件第19页浏览型号CS5320的Datasheet PDF文件第20页浏览型号CS5320的Datasheet PDF文件第21页浏览型号CS5320的Datasheet PDF文件第22页浏览型号CS5320的Datasheet PDF文件第24页浏览型号CS5320的Datasheet PDF文件第25页浏览型号CS5320的Datasheet PDF文件第26页浏览型号CS5320的Datasheet PDF文件第27页  
Revision 5.03 – June 14, 2006  
S5320 – PCI Match Maker: Signal Description  
ADD-ON BUS AND S5320 CONTROL SIGNALS  
Data Sheet  
The following sets of signals represent the interface signals available for the user Add-On bus and S5320 control.  
Table 5. Serial nvRAM Interface Signals  
Signal  
Type  
Description  
SCL  
o/d-out Serial Clock. This clock provides timing for all transactions on the two-wire serial bus. The S5320 drives  
this signal when performing as a serial bus master. SCL operates at the maximum allowable clock  
speed and enters the high Z state when FLT# is asserted or the serial bus is inactive.  
SDA  
o/d  
Serial Data/Address. This bi-directional signal carries serial address and data information between  
nvRAMs and the S5320. This pin enters high Z state when FLT# is asserted or the serial bus is inactive.  
Table 6. Direct Mailbox Access Signals  
Signal  
Type  
Description  
MDMODE  
in  
Mailbox Data Mode. The MD[7:0] signal pins are always inputs when this signal is high. The MD[7:0]  
signal pins are defined as inputs and outputs under LOAD# control when MDMODE is low. This pin is  
provided for software compatibility with the S5335. New designs should permanently connect this sig-  
nal low. This signal is connected to an internal 50k Ohm pull-up.  
LOAD#  
MD[7:0]  
in  
MD[7:0] is defined as an input bus when this signal is low. The next rising edge of the ADCLK will latch  
MD[7:0] data into byte three of the Add-On outgoing mailbox. When LOAD# is high and MDMODE is  
low, MD[7:0] are defined as outputs displaying byte three of the PCI outgoing mailbox. This signal is  
connected to an internal 50k Ohm pull-up.  
t/s  
Mailbox Data bus. The mailbox data registers can be directly accessed using the LOAD# and  
MDMODE signals. When configured as an input, data byte three of the PCI incoming mailbox is directly  
written to from these pins. When configured as an output, data byte three of the PCI outgoing mailbox  
is output to these pins. All MD[7:0] signals have an internal 50k Ohm pull-up.  
AMCC Confidential and Proprietary  
DS1656  
23  
 复制成功!