Revision 1.08 – October 15, 2007
440GRx – PPC440GRx Embedded Processor
Preliminary Data Sheet
Table 21. I/O Specifications—All Speeds (Sheet 2 of 3)
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.
Input (ns)
Output (ns)
Output Current (mA)
Signal
Clock
Notes
Setup Time Hold Time
Valid Delay
(TOV max)
Hold Time
(TOH min)
I/O H
(minimum)
I/O L
(minimum)
(TIS min)
(TIH min)
Ethernet RGMII Interface
GMC0RxClk
GMC0TxClk
GMC0RxD0:3
GMC0RxCtl
GMC0TxD0:3
GMC0TxCtl
n/a
5.1
5.1
5.1
5.1
5.1
n/a
5.1
5.1
5.1
5.1
5.1
n/a
n/a
6.8
6.8
6.8
6.8
6.8
n/a
6.8
6.8
6.8
6.8
6.8
n/a
1
1
n/a
n/a
0.5
0.5
n/a
n/a
3.5
3.5
GMC0RxClk
GMC0RxClk
GMC0TxClk
GMC0TxClk
1
1
n/a
n/a
n/a
n/a
GMC1RxClk
GMC1TxClk
GMC1RxD0:3
GMC1RxCtl
GMC1TxD0:3
GMC1TxCtl
1
1
n/a
n/a
0.5
0.5
n/a
n/a
3.5
3.5
GMC1RxClk
GMC1RxClk
GMC1TxClk
GMC1TxClk
1
1
n/a
n/a
n/a
n/a
GMCRefClk
Ethernet SMII Interface
SMIIRefClk
n/a
5.1
5.1
5.1
5.1
5.1
n/a
6.8
6.8
6.8
6.8
6.8
SMIISync
na
1.5
1.5
n/a
n/a
na
1
3
n/a
n/a
3
1
n/a
n/a
1
SMIIRefClk
SMIIRefClk
SMIIRefClk
SMIIRefClk
SMIIRefClk
SMII0RxD
SMII1RxD
1
SMII0TxD
n/a
n/a
SMII1TxD
3
1
Internal Peripheral Interface
IIC0SClk
27.7
27.7
27.7
27.7
27.7
27.7
15.3
n/a
12.8
12.8
12.8
12.8
12.8
12.8
10.2
n/a
IIC0SData
IIC1SClk
n/a
n/a
n/a
n/a
5
5
0
0
IIC1SData
SCPClkOut
SCPDI
5
1.5
n/a
n/a
6
n/a
0
SCPDO
n/a
UARTSerClk
UARTn_Rx
UARTn_Tx
UARTn_DCD
UARTn_DSR
UARTn_CTS
UARTn_DTR
UARTn_RI
UARTn_RTS
Interrupts Interface
IRQ0:9
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
19.1
n/a
8.7
n/a
n/a
n/a
n/a
n/a
19.1
n/a
8.7
n/a
19.1
8.7
n/a
n/a
n/a
n/a
n/a
n/a
JTAG Interface
TCK
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
8.7
n/a
n/a
async
async
async
async
async
TDI
TDO
19.1
n/a
TMS
TRST
n/a
AMCC Proprietary
77
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
