欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM7192SQC160-10 参数 Datasheet PDF下载

EPM7192SQC160-10图片预览
型号: EPM7192SQC160-10
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程逻辑器件系列 [Programmable Logic Device Family]
分类和应用: 可编程逻辑器件输入元件LTE时钟
文件页数/大小: 62 页 / 1087 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM7192SQC160-10的Datasheet PDF文件第45页浏览型号EPM7192SQC160-10的Datasheet PDF文件第46页浏览型号EPM7192SQC160-10的Datasheet PDF文件第47页浏览型号EPM7192SQC160-10的Datasheet PDF文件第48页浏览型号EPM7192SQC160-10的Datasheet PDF文件第50页浏览型号EPM7192SQC160-10的Datasheet PDF文件第51页浏览型号EPM7192SQC160-10的Datasheet PDF文件第52页浏览型号EPM7192SQC160-10的Datasheet PDF文件第53页  
MAX 7000 Programmable Logic Device Family Data Sheet  
Table 35. EPM7256S Internal Timing Parameters  
Note (1)  
Symbol  
Parameter  
Conditions  
Speed Grade  
-10  
Unit  
-7  
-15  
Min Max Min Max Min Max  
tIN  
Input pad and buffer delay  
I/O input pad and buffer delay  
Fast input delay  
0.3  
0.3  
3.4  
3.9  
1.1  
2.6  
2.6  
0.8  
0.5  
1.0  
5.5  
4.0  
4.5  
9.0  
4.0  
0.5  
0.5  
1.0  
5.0  
0.8  
5.0  
5.0  
2.0  
1.5  
2.0  
5.5  
5.0  
5.5  
9.0  
5.0  
2.0  
2.0  
2.0  
8.0  
1.0  
6.0  
6.0  
3.0  
4.0  
5.0  
8.0  
6.0  
7.0  
10.0  
6.0  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tIO  
tFIN  
tSEXP  
tPEXP  
tLAD  
tLAC  
tIOE  
tOD1  
tOD2  
tOD3  
tZX1  
tZX2  
tZX3  
tXZ  
Shared expander delay  
Parallel expander delay  
Logic array delay  
Logic control array delay  
Internal output enable delay  
Output buffer and pad delay C1 = 35 pF  
Output buffer and pad delay C1 = 35 pF (6)  
Output buffer and pad delay C1 = 35 pF  
Output buffer enable delay  
Output buffer enable delay  
Output buffer enable delay  
Output buffer disable delay  
Register setup time  
C1 = 35 pF  
C1 = 35 pF (6)  
C1 = 35 pF  
C1 = 5 pF  
tSU  
1.1  
1.6  
2.4  
2.0  
3.0  
3.0  
4.0  
4.0  
2.0  
tH  
Register hold time  
tFSU  
Register setup time of fast  
input  
tFH  
Register hold time of fast  
input  
0.6  
0.5  
1.0  
ns  
tRD  
Register delay  
1.1  
1.1  
2.9  
2.6  
2.8  
2.7  
2.7  
3.0  
10.0  
2.0  
2.0  
5.0  
5.0  
1.0  
3.0  
3.0  
1.0  
11.0  
1.0  
1.0  
6.0  
6.0  
1.0  
4.0  
4.0  
2.0  
13.0  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tCOMB  
tIC  
Combinatorial delay  
Array clock delay  
Register enable time  
Global control delay  
Register preset time  
Register clear time  
PIA delay  
tEN  
tGLOB  
tPRE  
tCLR  
tPIA  
(7)  
(8)  
tLPA  
Low-power adder  
Altera Corporation  
49  
 复制成功!