欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPF6016TC144-2 参数 Datasheet PDF下载

EPF6016TC144-2图片预览
型号: EPF6016TC144-2
PDF下载: 下载PDF文件 查看货源
内容描述: [Loadable PLD, CMOS, PQFP144, TQFP-144]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 52 页 / 374 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPF6016TC144-2的Datasheet PDF文件第22页浏览型号EPF6016TC144-2的Datasheet PDF文件第23页浏览型号EPF6016TC144-2的Datasheet PDF文件第24页浏览型号EPF6016TC144-2的Datasheet PDF文件第25页浏览型号EPF6016TC144-2的Datasheet PDF文件第27页浏览型号EPF6016TC144-2的Datasheet PDF文件第28页浏览型号EPF6016TC144-2的Datasheet PDF文件第29页浏览型号EPF6016TC144-2的Datasheet PDF文件第30页  
FLEX 6000 Programmable Logic Device Family Data Sheet  
Figure 15. SameFrame Pin-Out Example  
Printed Circuit Board  
Designed for 256-Pin FineLine BGA Package  
100-Pin  
FineLine  
BGA  
256-Pin  
FineLine  
BGA  
100-Pin FineLine BGA Package  
(Reduced I/O Count or  
256-Pin FineLine BGA Package  
(Increased I/O Count or  
Logic Requirements)  
Logic Requirements)  
Table 6 lists the 3.3-V FLEX 6000 devices with the SameFrame pin-out  
feature.  
Table 6. 3.3-V FLEX 6000 Devices with SameFrame Pin-Outs  
Device  
100-Pin FineLine BGA  
256-Pin FineLine BGA  
EPF6016A  
EPF6024A  
v
v
v
This section discusses slew-rate control, the MultiVolt I/O interface,  
power sequencing, and hot-socketing for FLEX 6000 devices.  
Output  
Configuration  
Slew-Rate Control  
The output buffer in each IOE has an adjustable output slew-rate that can  
be configured for low-noise or high-speed performance. A slower  
slew-rate reduces system noise and adds a maximum delay of 6.8 ns. The  
fast slew-rate should be used for speed-critical outputs in systems that are  
adequately protected against noise. Designers can specify the slew-rate on  
a pin-by-pin basis during design entry or assign a default slew rate to all  
pins on a device-wide basis. The slew-rate setting affects only the falling  
edge of the output.  
26  
Altera Corporation  
 
 复制成功!