欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C35F672C8N 参数 Datasheet PDF下载

EP2C35F672C8N图片预览
型号: EP2C35F672C8N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件手册,卷1 [Cyclone II Device Handbook, Volume 1]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 470 页 / 5764 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C35F672C8N的Datasheet PDF文件第57页浏览型号EP2C35F672C8N的Datasheet PDF文件第58页浏览型号EP2C35F672C8N的Datasheet PDF文件第59页浏览型号EP2C35F672C8N的Datasheet PDF文件第60页浏览型号EP2C35F672C8N的Datasheet PDF文件第62页浏览型号EP2C35F672C8N的Datasheet PDF文件第63页浏览型号EP2C35F672C8N的Datasheet PDF文件第64页浏览型号EP2C35F672C8N的Datasheet PDF文件第65页  
Cyclone II Architecture  
There is only one signa and one signb signal for each dedicated  
multiplier. Therefore, all of the data A inputs feeding the same dedicated  
multiplier must have the same sign representation. Similarly, all of the  
data B inputs feeding the same dedicated multiplier must have the same  
sign representation. The signa and signb signals can be changed  
dynamically to modify the sign representation of the input operands at  
run time. The multiplier offers full precision regardless of the sign  
representation and can be registered using dedicated registers located at  
the input register stage.  
Multiplier Modes  
Table 2–12 summarizes the different modes that the embedded  
multipliers can operate in.  
Table 2–12. Embedded Multiplier Modes  
Multiplier Mode  
Description  
18-bit Multiplier  
An embedded multiplier can be configured to support a  
single 18 × 18 multiplier for operand widths up to 18 bits.  
All 18-bit multiplier inputs and results can be registered  
independently. The multiplier operands can accept  
signed integers, unsigned integers, or a combination of  
both.  
9-bit Multiplier  
An embedded multiplier can be configured to support  
two 9 × 9 independent multipliers for operand widths up  
to 9-bits. Both 9-bit multiplier inputs and results can be  
registered independently. The multiplier operands can  
accept signed integers, unsigned integers or a  
combination of both.  
There is only one signa signal to control the sign  
representation of both data A inputs and one signb  
signal to control the sign representation of both data B  
inputs of the 9-bit multipliers within the same dedicated  
multiplier.  
Altera Corporation  
February 2007  
2–35  
Cyclone II Device Handbook, Volume 1  
 复制成功!