欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第80页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第81页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第82页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第83页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第85页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第86页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第87页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第88页  
TriMatrix Memory  
TriMatrix memory consists of three types of RAM blocks: M512, M4K,  
and M-RAM blocks. Although these memory blocks are different, they  
can all implement various types of memory with or without parity,  
including true dual-port, simple dual-port, and single-port RAM, ROM,  
and FIFO buffers. Table 4–2 shows the size and features of the different  
RAM blocks.  
TriMatrix  
Memory  
Table 4–2. TriMatrix Memory Features (Part 1 of 2)  
M512 RAM Block M4K RAM Block M-RAM Block  
Memory Feature  
(32 × 18 Bits)  
(128 × 36 Bits) (4K × 144 Bits)  
Maximum  
(1)  
(1)  
(1)  
performance  
True dual-port  
memory  
v
v
v
Simple dual-port  
memory  
v
v
v
Single-port memory  
Shift register  
ROM  
v
v
v
v
v
v
v
v
v
v
v
v
(2)  
FIFO buffer  
v
v
v
v
Byte enable  
Parity bits  
v
v
v
Mixed clock mode  
Memory initialization  
Simple dual-port  
memory mixed width  
support  
v
v
v
v
True dual-port  
memory mixed width  
support  
v
Power-up conditions  
Outputs cleared  
Outputs cleared Outputs  
unknown  
Register clears  
Input and output  
registers  
Input and output Output registers  
registers  
Mixed-port read-  
during-write  
Unknown  
output/old data  
Unknown  
output/old data  
Unknown output  
4–18  
Altera Corporation  
February 2005  
Stratix GX Device Handbook, Volume 1  
 
 复制成功!