欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第220页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第221页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第222页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第223页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第225页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第226页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第227页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第228页  
Power Consumption  
Table 6–32. CTT I/O Specifications (Part 2 of 2)  
Symbol  
Parameter  
Conditions  
IOH = –8 mA  
IOL = 8 mA  
Minimum  
Typical  
Maximum  
Units  
V
VOH  
High-level output voltage  
Low-level output voltage  
VREF + 0.4  
VOL  
IO  
VREF – 0.4  
10  
V
Output leakage current  
GND VOUT  
–10  
μA  
(when output is high Z)  
VCCIO  
Table 6–33. Bus Hold Parameters  
VCCIO Level  
Parameter  
Conditions  
Units  
1.5 V  
Max  
1.8 V  
2.5 V  
3.3 V  
Min  
Min  
Max  
Min  
Max  
Min  
Max  
Low sustaining VIN > VIL  
current  
25  
30  
50  
70  
μA  
μA  
μA  
μA  
V
(maximum)  
High sustaining VIN < VIH  
–25  
–30  
–50  
–70  
current  
(minimum)  
Low overdrive  
current  
0 V < VIN  
VCCIO  
<
160  
–160  
1.0  
200  
–200  
1.07  
300  
–300  
1.7  
500  
–500  
2.0  
High overdrive 0 V < VIN  
<
current  
VCCIO  
Bus-hold trip  
point  
0.5  
0.68  
0.7  
0.8  
Notes to Tables 6–14 through 6–33:  
(1) Drive strength is programmable according to values in the Stratix GX Architecture chapter of the Stratix GX Device  
Handbook, Volume 1.  
(2) VREF specifies the center point of the switching range.  
Detailed power consumption information for Stratix GX devices will be  
released when available.  
Power  
Consumption  
The DirectDrivetechnology and MultiTrackinterconnect ensure  
Timing Model  
predictable performance, accurate simulation, and accurate timing  
analysis across all Stratix GX device densities and speed grades. This  
section describes and specifies the performance, internal, external, and  
PLL timing specifications.  
All specifications are representative of worst-case supply voltage and  
junction temperature conditions.  
6–22  
Altera Corporation  
June 2006  
Stratix GX Device Handbook, Volume 1  
 
 复制成功!