欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第72页浏览型号EP1S20F672C7N的Datasheet PDF文件第73页浏览型号EP1S20F672C7N的Datasheet PDF文件第74页浏览型号EP1S20F672C7N的Datasheet PDF文件第75页浏览型号EP1S20F672C7N的Datasheet PDF文件第77页浏览型号EP1S20F672C7N的Datasheet PDF文件第78页浏览型号EP1S20F672C7N的Datasheet PDF文件第79页浏览型号EP1S20F672C7N的Datasheet PDF文件第80页  
Digital Signal Processing Block  
The most commonly used DSP functions are finite impulse response (FIR)  
Digital Signal  
Processing  
Block  
filters, complex FIR filters, infinite impulse response (IIR) filters, fast  
Fourier transform (FFT) functions, direct cosine transform (DCT)  
functions, and correlators. All of these blocks have the same fundamental  
building block: the multiplier. Additionally, some applications need  
specialized operations such as multiply-add and multiply-accumulate  
operations. Stratix devices provide DSP blocks to meet the arithmetic  
requirements of these functions.  
Each Stratix device has two columns of DSP blocks to efficiently  
implement DSP functions faster than LE-based implementations. Larger  
Stratix devices have more DSP blocks per column (see Table 2–13). Each  
DSP block can be configured to support up to:  
Eight 9 × 9-bit multipliers  
Four 18 × 18-bit multipliers  
One 36 × 36-bit multiplier  
As indicated, the Stratix DSP block can support one 36 × 36-bit multiplier  
in a single DSP block. This is true for any matched sign multiplications  
(either unsigned by unsigned or signed by signed), but the capabilities for  
dynamic and mixed sign multiplications are handled differently. The  
following list provides the largest functions that can fit into a single DSP  
block.  
36 × 36-bit unsigned by unsigned multiplication  
36 × 36-bit signed by signed multiplication  
35 × 36-bit unsigned by signed multiplication  
36 × 35-bit signed by unsigned multiplication  
36 × 35-bit signed by dynamic sign multiplication  
35 × 36-bit dynamic sign by signed multiplication  
35 × 36-bit unsigned by dynamic sign multiplication  
36 × 35-bit dynamic sign by unsigned multiplication  
35 × 35-bit dynamic sign multiplication when the sign controls for  
each operand are different  
36 × 36-bit dynamic sign multiplication when the same sign control  
is used for both operands  
1
This list only shows functions that can fit into a single DSP block.  
Multiple DSP blocks can support larger multiplication  
functions.  
Figure 2–29 shows one of the columns with surrounding LAB rows.  
2–52  
Altera Corporation  
July 2005  
Stratix Device Handbook, Volume 1  
 
 复制成功!