欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第181页浏览型号EP1S20F672C7N的Datasheet PDF文件第182页浏览型号EP1S20F672C7N的Datasheet PDF文件第183页浏览型号EP1S20F672C7N的Datasheet PDF文件第184页浏览型号EP1S20F672C7N的Datasheet PDF文件第186页浏览型号EP1S20F672C7N的Datasheet PDF文件第187页浏览型号EP1S20F672C7N的Datasheet PDF文件第188页浏览型号EP1S20F672C7N的Datasheet PDF文件第189页  
DC & Switching Characteristics  
Table 4–9. Overshoot Input Voltage with Respect to Duty Cycle (Part 2 of 2)  
Vin (V)  
Maximum Duty Cycle (%)  
4.3  
4.4  
4.5  
30  
17  
10  
Figures 4–1 and 4–2 show receiver input and transmitter output  
waveforms, respectively, for all differential I/O standards (LVDS, 3.3-V  
PCML, LVPECL, and HyperTransport technology).  
Figure 4–1. Receiver Input Waveforms for Differential I/O Standards  
Single-Ended Waveform  
Positive Channel (p) = V  
IH  
V
ID  
Negative Channel (n) = V  
IL  
V
CM  
Ground  
Differential Waveform  
V
ID  
p n = 0 V  
V
ID  
Altera Corporation  
January 2006  
4–5  
Stratix Device Handbook, Volume 1  
 
 
 复制成功!