欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C6F256I8 参数 Datasheet PDF下载

EP1C6F256I8图片预览
型号: EP1C6F256I8
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列 [Cyclone FPGA Family]
分类和应用: 可编程逻辑时钟
文件页数/大小: 94 页 / 1066 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C6F256I8的Datasheet PDF文件第44页浏览型号EP1C6F256I8的Datasheet PDF文件第45页浏览型号EP1C6F256I8的Datasheet PDF文件第46页浏览型号EP1C6F256I8的Datasheet PDF文件第47页浏览型号EP1C6F256I8的Datasheet PDF文件第49页浏览型号EP1C6F256I8的Datasheet PDF文件第50页浏览型号EP1C6F256I8的Datasheet PDF文件第51页浏览型号EP1C6F256I8的Datasheet PDF文件第52页  
Cyclone FPGA Family Data Sheet  
Preliminary Information  
The pin’s datain signals can drive the logic array. The logic array drives  
the control and data signals, providing a flexible routing resource. The  
row or column IOE clocks, io_clk[5..0], provide a dedicated routing  
resource for low-skew, high-speed clocks. The global clock network  
generates the IOE clocks that feed the row or column I/O regions (see  
“Global Clock Network & Phase-Locked Loops” on page 34). Figure 30  
illustrates the signal paths through the I/O block.  
Figure 30. Signal Path through the I/O Block  
Row or Column  
io_clk[5..0]  
To Other  
IOEs  
io_datain  
To Logic  
Array  
comb_io_datain  
oe  
ce_in  
io_csclr  
io_coe  
ce_out  
aclr/preset  
sclr  
Data and  
Control  
Signal  
IOE  
io_cce_in  
io_cce_out  
Selection  
From Logic  
Array  
clk_in  
io_caclr  
io_cclk  
clk_out  
dataout  
io_dataout  
Each IOE contains its own control signal selection for the following  
control signals: oe, ce_in, ce_out, aclr/preset, sclr/preset,  
clk_in, and clk_out. Figure 31 illustrates the control signal selection.  
48  
Altera Corporation  
 复制成功!