欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF1152I6N 参数 Datasheet PDF下载

EP1AGX50DF1152I6N图片预览
型号: EP1AGX50DF1152I6N
PDF下载: 下载PDF文件 查看货源
内容描述: 第一节的Arria GX器件数据手册 [Section I. Arria GX Device Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 234 页 / 3509 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第12页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第13页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第14页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第15页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第17页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第18页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第19页浏览型号EP1AGX50DF1152I6N的Datasheet PDF文件第20页  
2–10  
Chapter 2: Arria GX Architecture  
Transceivers  
Programmable Pre-Emphasis  
The programmable pre-emphasis module controls the output driver to boost high  
frequency components and compensate for losses in the transmission medium, as  
shown in Figure 2–10. Pre-emphasis is set statically using the ALTGXB megafunction.  
Figure 2–10. Pre-Emphasis Signaling  
V
V
MIN  
MAX  
V
MAX  
Pre-Emphasis % = (  
1) × 100  
V
MIN  
Pre-emphasis percentage is defined as (VMAX/VMIN – 1) × 100, where VMAX is the  
differential emphasized voltage (peak-to-peak) and VMIN is the differential  
steady-state voltage (peak-to-peak).  
PCI Express (PIPE) Receiver Detect  
The Arria GX transmitter buffer has a built-in receiver detection circuit for use in PCI  
Express (PIPE) mode. This circuit provides the ability to detect if there is a receiver  
downstream by sending out a pulse on the channel and monitoring the reflection.  
This mode requires a tri-stated transmitter buffer (in electrical idle mode).  
PCI Express (PIPE) Electric Idles (or Individual Transmitter Tri-State)  
The Arria GX transmitter buffer supports PCI Express (PIPE) electrical idles. This  
feature is only active in PCI Express (PIPE) mode. The tx_forceelecidleport puts  
the transmitter buffer in electrical idle mode. This port is available in all PCI Express  
(PIPE) power-down modes and has specific usage in each mode.  
Receiver Path  
This section describes the data path through the Arria GX receiver. The sub-blocks are  
described in order from the receiver buffer to the PLD-receiver parallel interface.  
Receiver Buffer  
The Arria GX receiver input buffer supports the 1.2-V and 1.5-V PCML I/O standards  
at rates up to 3.125 Gbps. The common mode voltage of the receiver input buffer is  
programmable between 0.85 V and 1.2 V. You must select the 0.85 V common mode  
voltage for AC- and DC-coupled PCML links and 1.2 V common mode voltage for  
DC-coupled LVDS links.  
Arria GX Device Handbook, Volume 1  
© December 2009 Altera Corporation  
 复制成功!