欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第72页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第73页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第74页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第75页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第77页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第78页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第79页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第80页  
TriMatrix Memory  
Figure 2–48. M-RAM Block LAB Row Interface Note (1)  
Row Unit Interface Allows LAB  
Rows to Drive Port A Datain,  
Dataout, Address and Control  
Signals to and from M-RAM Block  
Row Unit Interface Allows LAB  
Rows to Drive Port B Datain,  
Dataout, Address and Control  
Signals to and from M-RAM Block  
L0  
L1  
R0  
R1  
M-RAM Block  
L2  
L3  
L4  
L5  
R2  
R3  
R4  
R5  
Port A  
Port B  
LAB Interface  
Blocks  
LABs in Row  
M-RAM Boundary  
LABs in Row  
M-RAM Boundary  
Note to Figure 2–48:  
(1) Only R24 and C16 interconnects cross the M-RAM block boundaries.  
2–68  
Altera Corporation  
May 2008  
Arria GX Device Handbook, Volume 1  
 复制成功!