欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第155页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第156页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第157页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第158页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第160页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第161页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第162页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第163页  
DC and Switching Characteristics  
Table 4–6. Arria GX Transceiver Block AC Specification (Part 1 of 4)  
-6 Speed Grade Commercial and  
Industrial  
Symbol / Description  
Conditions  
Unit  
Min  
Typ  
Max  
Reference clock  
Input reference clock  
frequency  
50  
622.08  
3.3  
MHz  
V
Absolute VMAX for a  
REFCLKPin  
Absolute VMIN for a  
-0.3  
V
REFCLKPin  
Rise/Fall time  
Duty cycle  
45  
0.2  
55  
UI  
%
Peak to peak differential  
input voltage Vid (diff  
p-p)  
200  
2000  
mV  
Spread spectrum  
0 to -0.5%  
30  
33  
kHz  
clocking (1)  
On-chip termination  
resistors  
115 20%  
Ω
VICM (AC coupled)  
1200 5%  
mV  
V
VICM (DC coupled) (2)  
PCI Express (PIPE) mode  
0.25  
0.55  
RREFB  
2000 +/-1%  
Ω
Transceiver Clocks  
Calibration block clock  
frequency  
10  
30  
-
-
125  
-
MHz  
ns  
Calibration block  
minimum power-down  
pulse width  
125 10%  
MHz  
MHz  
ns  
fixedclkclock  
frequency (3)  
SDI mode  
2.5  
50  
-
reconfigclock  
frequency  
Transceiver block  
minimum power-down  
pulse width  
100  
-
Altera Corporation  
May 2008  
4–5  
Arria GX Device Handbook, Volume 1  
 复制成功!