欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1810LC68-25 参数 Datasheet PDF下载

EP1810LC68-25图片预览
型号: EP1810LC68-25
PDF下载: 下载PDF文件 查看货源
内容描述: [OT PLD, 28ns, 48-Cell, CMOS, PQCC68, PLASTIC, LCC-68]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 42 页 / 719 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1810LC68-25的Datasheet PDF文件第10页浏览型号EP1810LC68-25的Datasheet PDF文件第11页浏览型号EP1810LC68-25的Datasheet PDF文件第12页浏览型号EP1810LC68-25的Datasheet PDF文件第13页浏览型号EP1810LC68-25的Datasheet PDF文件第15页浏览型号EP1810LC68-25的Datasheet PDF文件第16页浏览型号EP1810LC68-25的Datasheet PDF文件第17页浏览型号EP1810LC68-25的Datasheet PDF文件第18页  
Classic EPLD Family Data Sheet  
Tables 2 through 7 provide information on absolute maximum ratings,  
recommended operating conditions, operating conditions, and  
capacitance for EP610 and EP610I devices.  
Operating  
Conditions  
Table 2. EP610 & EP610I Device Absolute Maximum Ratings  
Notes (1), (2)  
Symbol  
Parameter  
Conditions  
EP610  
EP610I  
Unit  
Min  
Max  
Min  
Max  
VCC  
VI  
Supply voltage  
With respect to ground (3)  
–2.0  
–2.0  
–175  
–25  
7.0  
7.0  
–2.0  
–0.5  
7.0  
V
DC input voltage  
VCC + 0.5  
V
IMAX  
IOUT  
TSTG  
TAMB  
TJ  
DC VCC or ground current  
DC output current, per pin  
Storage temperature  
Ambient temperature  
Junction temperature  
175  
25  
mA  
mA  
° C  
° C  
° C  
No bias  
–65  
150  
135  
150  
–65  
–65  
150  
135  
150  
Under bias  
–65  
Ceramic packages, under  
bias  
Plastic packages, under bias  
135  
135  
° C  
Table 3. EP610 & EP610I Device Recommended Operating Conditions  
Note (2)  
Symbol  
Parameter  
Conditions  
EP610  
Min Max  
EP610I  
Unit  
Min  
Max  
VCC  
VI  
Supply voltage  
(4)  
4.75 (4.5) 5.25 (5.5)  
4.75  
–0.3  
0
5.25  
VCC + 0.3  
VCC  
V
V
Input voltage  
–0.3  
0
VCC + 0.3  
VCC  
VO  
TA  
Output voltage  
V
Operating temperature  
For commercial use  
0
70  
0
70  
° C  
° C  
ns  
ns  
For industrial use  
–40  
85  
–40  
85  
tR  
tF  
Input rise time  
Input fall time  
(5)  
(5)  
100 (50)  
100 (50)  
500  
500  
Table 4. EP610 & EP610I Device DC Operating Conditions  
Note (6)  
Symbol  
Parameter  
Conditions  
Min  
Max  
Unit  
VIH  
VIL  
High-level input voltage  
2.0  
–0.3  
2.4  
VCC + 0.3  
0.8  
V
V
Low-level input voltage  
VOH  
High-level TTL output voltage  
High-level CMOS output voltage  
Low-level output voltage  
IOH = –4 mA DC (7)  
V
IOH = –0.6 mA DC (7), (8)  
IOL = 4 mA DC (7)  
3.84  
V
VOL  
II  
0.45  
10  
V
I/O pin leakage current of dedicated input VI = VCC or ground  
pins  
–10  
–10  
µA  
IOZ  
Tri-state output leakage current  
VO = VCC or ground  
10  
µA  
758  
Altera Corporation