欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLK12P 参数 Datasheet PDF下载

CLK12P图片预览
型号: CLK12P
PDF下载: 下载PDF文件 查看货源
内容描述: 的Stratix II器件手册,卷1 [Stratix II Device Handbook, Volume 1]
分类和应用:
文件页数/大小: 768 页 / 5210 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号CLK12P的Datasheet PDF文件第457页浏览型号CLK12P的Datasheet PDF文件第458页浏览型号CLK12P的Datasheet PDF文件第459页浏览型号CLK12P的Datasheet PDF文件第460页浏览型号CLK12P的Datasheet PDF文件第462页浏览型号CLK12P的Datasheet PDF文件第463页浏览型号CLK12P的Datasheet PDF文件第464页浏览型号CLK12P的Datasheet PDF文件第465页  
Selectable I/O Standards in Stratix II and Stratix II GX Devices  
Table 4–2. Stratix II and Stratix II GX Regular I/O Standards Support (Part 2 of 2)  
Enhanced PLL External  
Clock Output Bank (2)  
General I/O Bank  
I/O Standard  
1
2
3
4
5(1) 6(1)  
7
8
9
10  
v
v
v
v
v
v
11  
v
v
v
v
v
v
12  
v
v
v
v
v
v
SSTL-18 Class I  
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
SSTL-18 Class II  
1.8-V HSTL Class I  
1.8-V HSTL Class II  
1.5-V HSTL Class I  
1.5-V HSTL Class II  
1.2-V HSTL  
(3)  
(3)  
(3)  
(3)  
v
v
v
v
(3)  
(3)  
(3)  
(3)  
v
v
v
v
(3)  
(3)  
(3)  
(3)  
v
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(6)  
v
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(6)  
Differential SSTL-2 Class I  
Differential SSTL-2 Class II  
Differential SSTL-18 Class I  
Differential SSTL-18 Class II  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(6)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(4)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(5)  
(6)  
1.8-V differential HSTL Class I (4)  
1.8-V differential HSTL Class II (4)  
1.5-V differential HSTL Class I (4)  
1.5-V differential HSTL Class II (4)  
LVDS  
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
HyperTransport technology  
v
Differential LVPECL  
(6)  
(6)  
(6)  
(6)  
Notes to Table 4–2:  
(1) This bank is not available in Stratix II GX Devices.  
(2) A mixture of single-ended and differential I/O standards is not allowed in enhanced PLL external clock output  
bank.  
(3) This I/O standard is only supported for the input operation in this I/O bank.  
(4) Although the Quartus II software does not support pseudo-differential SSTL/HSTL I/O standards on the left and  
right I/O banks, you can implement these standards at these banks. Refer to the “Differential I/O Standards” on  
page 4–10 for details.  
(5) This I/O standard is supported for both input and output operations for pins that support the DQS function. Refer  
to the “Differential I/O Standards” on page 4–10 for details.  
(6) This I/O standard is only supported for the input operation for pins that support PLL INCLKfunction in this I/O  
bank.  
Altera Corporation  
January 2008  
4–23  
Stratix II Device Handbook, Volume 2  
 复制成功!